Electrical characteristics
STM32F051x4 STM32F051x6 STM32F051x8
Typical and maximum current consumption
The MCU is placed under the following conditions:
• All I/O pins are in analog input mode
• All peripherals are disabled except when explicitly mentioned
• The Flash memory access time is adjusted to the fHCLK frequency:
– 0 wait state and Prefetch OFF from 0 to 24 MHz
– 1 wait state and Prefetch ON above 24 MHz
• When the peripherals are enabled fPCLK = fHCLK
The parameters given in Table 25 to Table 31 are derived from tests performed under
ambient temperature and supply voltage conditions summarized in Table 20: General
operating conditions.
Table 25. Typical and maximum current consumption from VDD at 3.6 V
All peripherals enabled
All peripherals disabled
Symbol Parameter Conditions fHCLK
Max @ TA(1)
Max @ TA(1)
Unit
Typ
Typ
25 °C 85 °C 105 °C
25 °C 85 °C 105 °C
HSE
48 MHz 22.0 22.8 22.8 23.8 11.8 12.7 12.7 13.3
bypass, 32 MHz 15.0 15.5 15.5 16.0 7.6 8.7 8.7
9.0
PLL on 24 MHz 12.2 13.2 13.2 13.6 7.2 7.9
7.9
8.1
Supply
current in
HSE
8 MHz 4.4 5.2 5.2
5.4 2.7 2.9 2.9
3.0
Run mode,
code
bypass,
PLL off
1 MHz 1.0
1.3
1.3
1.4 0.7 0.9 0.9
0.9
executing
48 MHz 22.0 22.8 22.8 23.8 11.8 12.7 12.7 13.3
from Flash
memory
HSI clock,
PLL on
32 MHz 15.0
15.5
15.5
16.0
7.6 8.7
8.7
9.0
24 MHz 12.2 13.2 13.2 13.6 7.2 7.9 7.9
8.1
HSI clock,
PLL off
8 MHz
4.4
5.2
5.2
5.4 2.7 2.9 2.9
3.0
IDD
HSE
48 MHz 22.2 23.2(2) 23.2 24.4(2) 12.0 12.7(2) 12.7 13.3(2) mA
bypass, 32 MHz 15.4 16.3 16.3 16.8 7.8 8.7 8.7
9.0
PLL on 24 MHz 11.2 12.2 12.2 12.8 6.2 7.9
7.9
8.1
Supply
HSE
8 MHz 4.0 4.5 4.5
4.7 1.9 2.9 2.9
3.0
current in bypass,
Run mode, PLL off 1 MHz 0.6 0.8 0.8
0.9 0.3 0.6 0.6
0.7
code
executing
48 MHz 22.2 23.2 23.2 24.4 12.0 12.7 12.7 13.3
from RAM
HSI clock,
PLL on
32 MHz 15.4
16.3
16.3
16.8
7.8 8.7
8.7
9.0
24 MHz 11.2 12.2 12.2 12.8 6.2 7.9 7.9
8.1
HSI clock,
PLL off
8 MHz
4.0
4.5
4.5
4.7 1.9 2.9 2.9
3.0
50/122
DocID022265 Rev 7