STM32F301R8U7TR(2014) Ver la hoja de datos (PDF) - STMicroelectronics

Número de pieza

componentes Descripción

Fabricante

STM32F301R8U7TR
(Rev.:2014)

ARM® Cortex®-M4 32-bit MCU+FPU, up to 64 KB Flash, 16 KB SRAM, ADC, DAC, COMP, Op-Amp, 2.0 – 3.6 V

STMicroelectronics 

Electrical characteristics

STM32F301x6 STM32F301x8

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in Figure 23 and

Table 55, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under

ambient temperature and VDD supply voltage conditions summarized in Table 23.

Table 55. I/O AC characteristics(1)

OSPEEDRy [1:0]

value(1)

Symbol

Parameter

Conditions

fmax(IO)out Maximum frequency(2) CL = 50 pF, VDD = 2 V to 3.6 V

x0

tf(IO)out

Output high to low level

fall time

tr(IO)out

CL = 50 pF, VDD = 2 V to 3.6 V

Output low to high level

rise time

fmax(IO)out Maximum frequency(2) CL = 50 pF, VDD = 2 V to 3.6 V

01

tf(IO)out

Output high to low level

fall time

tr(IO)out

Output low to high level CL = 50 pF, VDD = 2 V to 3.6 V

rise time

11

FM+

configuration(4)

fmax(IO)out

tf(IO)out

tr(IO)out

fmax(IO)out

tf(IO)out

tr(IO)out

Maximum frequency(2)

Output high to low level

fall time

Output low to high level

rise time

Maximum frequency(2)

Output high to low level

fall time

Output low to high level

rise time

CL = 30 pF, VDD = 2.7 V to 3.6 V

CL = 50 pF, VDD = 2.7 V to 3.6 V

CL = 50 pF, VDD = 2 V to 2.7 V

CL = 30 pF, VDD = 2.7 V to 3.6 V

CL = 50 pF, VDD = 2.7 V to 3.6 V

CL = 50 pF, VDD = 2 V to 2.7 V

CL = 30 pF, VDD = 2.7 V to 3.6 V

CL = 50 pF, VDD = 2.7 V to 3.6 V

CL = 50 pF, VDD = 2 V to 2.7 V

CL = 50 pF, VDD = 2 V to 3.6 V

Pulse width of external

-

tEXTIpw signals detected by the

-

EXTI controller

Min Max Unit

-

2(3) MHz

- 125(3)

ns

- 125(3)

- 10(3) MHz

- 25(3)

ns

- 25(3)

- 50(3) MHz

- 30(3) MHz

- 20(3) MHz

-

5(3)

-

8(3)

- 12(3)

ns

-

5(3)

-

8(3)

- 12(3)

-

2(4) MHz

- 12(4)

ns

- 34(4)

10 -‘ ns

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0366 reference manual for a description of

GPIO Port configuration register.

2. The maximum frequency is defined in Figure 23.

3. Guaranteed by design, not tested in production.

4. The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the STM32F301x6 STM32F301x8 reference manual

RM0366 for a description of FM+ I/O mode configuration.

88/132

DocID025146 Rev 3

Share Link: