JS28F320J3C-115 データシートの表示（PDF） - Intel
部品番号
コンポーネント説明
メーカー
JS28F320J3C-115 Datasheet PDF : 72 Pages
| |||
256-Mbit J3 (x8/x16)
0606_16
NOTES:
1. CEX low is defined as the last edge of CE0, CE1, or CE2 that enables the device. CEX high is defined at the
first edge of CE0, CE1, or CE2 that disables the device (see Table 13).
2. When reading the flash array a faster tGLQV (R16) applies. For non-array reads, R4 applies (i.e.: Status
Register reads, query reads, or device identifier reads).
Figure 10. 4-Word Page Mode Read Waveform
A[MAX:3] [A]
A[2:1] [A]
CEx [E]
OE# [G]
WE# [W]
D[15:0] [Q]
RP# [P]
R2
00
R3
R4
R1
01
10
11
R6
R7
R5
R10
R15
1
2
R8
R10
R9
3
4
NOTE: CEX low is defined as the last edge of CE0, CE1, or CE2 that enables the device. CEX high is defined at
the first edge of CE0, CE1, or CE2 that disables the device (see Table 13).
24
Datasheet
Share Link: 