PIC12F617T-EP データシートの表示（PDF） - Microchip Technology

部品番号

コンポーネント説明

メーカー

PIC12F617T-EP

8-Pin Flash-Based, 8-Bit CMOS Microcontrollers

Microchip Technology 

PIC12F609/615/617/12HV609/615

REGISTER 5-2: TRISIO: GPIO TRI-STATE REGISTER

U-0

—

bit 7

U-0

R/W-1

R/W-1

R-1

—

TRISIO5

TRISIO4

TRISIO3

R/W-1

TRISIO2

R/W-1

TRISIO1

R/W-1

TRISIO0

bit 0

Legend:

R = Readable bit

-n = Value at POR

W = Writable bit

‘1’ = Bit is set

U = Unimplemented bit, read as ‘0’

‘0’ = Bit is cleared

x = Bit is unknown

bit 7-6

bit 5-0

Unimplemented: Read as ‘0’

TRISIO<5:0>: GPIO Tri-State Control bit

1 = GPIO pin configured as an input (tri-stated)

0 = GPIO pin configured as an output

Note 1: TRISIO<3> always reads ‘1’.

2: TRISIO<5:4> always reads ‘1’ in XT, HS and LP Oscillator modes.

5.2 Additional Pin Functions

Every GPIO pin on the PIC12F609/615/617/12HV609/

615 has an interrupt-on-change option and a weak pull-

up option. The next three sections describe these

functions.

5.2.1 ANSEL REGISTER

The ANSEL register is used to configure the Input

mode of an I/O pin to analog. Setting the appropriate

ANSEL bit high will cause all digital reads on the pin to

be read as ‘0’ and allow analog functions on the pin to

operate correctly.

The state of the ANSEL bits has no affect on digital

output functions. A pin with TRIS clear and ANSEL set

will still operate as a digital output, but the Input mode

will be analog. This can cause unexpected behavior

when executing read-modify-write instructions on the

affected port.

5.2.2 WEAK PULL-UPS

Each of the GPIO pins, except GP3, has an individually

configurable internal weak pull-up. Control bits WPUx

enable or disable each pull-up. Refer to Register 5-5.

Each weak pull-up is automatically turned off when the

port pin is configured as an output. The pull-ups are

disabled on a Power-on Reset by the GPPU bit of the

OPTION register). A weak pull-up is automatically

enabled for GP3 when configured as MCLR and

disabled when GP3 is an I/O. There is no software

control of the MCLR pull-up.

For enabled interrupt-on-change pins, the values are

compared with the old value latched on the last read of

GPIO. The ‘mismatch’ outputs of the last read are OR’d

together to set the GPIO Change Interrupt Flag bit

(GPIF) in the INTCON register (Register 2-3).

This interrupt can wake the device from Sleep. The

user, in the Interrupt Service Routine, clears the

interrupt by:

a) Any read of GPIO AND Clear flag bit GPIF. This

will end the mismatch condition;

OR

b) Any write of GPIO AND Clear flag bit GPIF will

end the mismatch condition;

A mismatch condition will continue to set flag bit GPIF.

Reading GPIO will end the mismatch condition and

allow flag bit GPIF to be cleared. The latch holding the

last read value is not affected by a MCLR nor BOR

Reset. After these resets, the GPIF flag will continue to

be set if a mismatch is present.

Note:

If a change on the I/O pin should occur

when any GPIO operation is being

executed, then the GPIF interrupt flag may

not get set.

5.2.3 INTERRUPT-ON-CHANGE

Each GPIO pin is individually configurable as an

interrupt-on-change pin. Control bits IOCx enable or

disable the interrupt function for each pin. Refer to

Register 5-6. The interrupt-on-change is disabled on a

Power-on Reset.

DS41302D-page 44

 2010 Microchip Technology Inc.

Share Link: