PIC18LF4682-I/ML データシートの表示（PDF） - Microchip Technology

部品番号

コンポーネント説明

メーカー

PIC18LF4682-I/ML

28/40/44-Pin Enhanced Flash Microcontrollers with ECAN™ Technology, 10-Bit A/D and nanoWatt Technology

Microchip Technology 

PIC18F2682/2685/4682/4685

TABLE 24-3: SUMMARY OF CODE PROTECTION REGISTERS

File Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

300008h CONFIG5L —

—

CP5(1)

CP4

CP3

300009h

30000Ah

CONFIG5H CPD

CONFIG6L —

CPB

—

—

WRT5(1)

—

WRT4

—

WRT3

30000Bh

30000Ch

CONFIG6H WRTD

CONFIG7L —

WRTB WRTC

—

—

EBTR5(1) EBTR4

—

EBTR3

30000Dh CONFIG7H —

EBTRB

—

—

—

Legend: Shaded cells are unimplemented.

Note 1: Unimplemented in PIC18F2682/4682 devices; maintain this bit set.

Bit 2

CP2

—

WRT2

—

EBTR2

—

Bit 1

CP1

—

WRT1

—

EBTR1

—

Bit 0

CP0

—

WRT0

—

EBTR0

—

24.5.1 PROGRAM MEMORY

CODE PROTECTION

The program memory may be read to or written from

any location using the table read and table write

instructions. The Device ID may be read with table

reads. The Configuration registers may be read and

written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct

effect. CPn bits inhibit external reads and writes. A

block of user memory may be protected from table

writes if the WRTn Configuration bit is ‘0’. The EBTRn

bits control table reads. For a block of user memory

with the EBTRn bit set to ‘0’, a table read instruction

that executes from within that block is allowed to read.

A table read instruction that executes from a location

outside of that block is not allowed to read and will

result in reading ‘0’s. Figures 24-6 through 24-8

illustrate table write and table read protection.

Note:

Code protection bits may only be written to

a ‘0’ from a ‘1’ state. It is not possible to

write a ‘1’ to a bit in the ‘0’ state. Code

protection bits are only set to ‘1’ by a full

Chip Erase or Block Erase function. The

full Chip Erase and Block Erase functions

can only be initiated via ICSP or an

external programmer.

© 2007 Microchip Technology Inc.

Preliminary

DS39761B-page 359

Share Link: