C8051F330-GP データシートの表示（PDF） - Silicon Laboratories

部品番号

コンポーネント説明

メーカー

C8051F330-GP

Mixed Signal ISP Flash MCU Family

Silicon Laboratories 

C8051F330/1/2/3/4/5

SFR Definition 14.8. P1MDIN: Port1 Input Mode

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

Reset Value

11111111

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0 SFR Address:

0xF2

Bits7–0:

Analog Input Configuration Bits for P1.7–P1.0 (respectively).

Port pins configured as analog inputs have their weak pullup, digital driver, and digital

receiver disabled.

0: Corresponding P1.n pin is configured as an analog input.

1: Corresponding P1.n pin is not configured as an analog input.

SFR Definition 14.9. P1MDOUT: Port1 Output Mode

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

Reset Value

00000000

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0 SFR Address:

0xA5

Bits7–0:

Output Configuration Bits for P1.7–P1.0 (respectively): ignored if corresponding bit in regis-

ter P1MDIN is logic 0.

0: Corresponding P1.n Output is open-drain.

1: Corresponding P1.n Output is push-pull.

SFR Definition 14.10. P1SKIP: Port1 Skip

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

Reset Value

-

00000000

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0 SFR Address:

0xD5

Bit7:

Bits6–0:

UNUSED: Read = 0b; Write = don’t care.

P1SKIP[6:0]: Port1 Crossbar Skip Enable Bits.

These bits select Port pins to be skipped by the Crossbar Decoder. Port pins used as ana-

log inputs (for ADC or Comparator) or used as special functions (VREF input, external oscil-

lator circuit, CNVSTR input) should be skipped by the Crossbar.

0: Corresponding P1.n pin is not skipped by the Crossbar.

1: Corresponding P1.n pin is skipped by the Crossbar.

134

Rev. 1.5

Share Link: