DSPIC33FJ32MC304-I/SP データシートの表示（PDF） - Microchip Technology

部品番号

コンポーネント説明

メーカー

DSPIC33FJ32MC304-I/SP

16-bit Digital Signal Controllers (up to 128 KB Flash and 16K SRAM) with Motor Control PWM and Advanced Analog

Microchip Technology 

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

REGISTER 21-4: CiFCTRL: ECAN™ FIFO CONTROL REGISTER

R/W-0

R/W-0

R/W-0

U-0

U-0

U-0

DMABS<2:0>

—

—

—

bit 15

U-0

U-0

—

—

bit 8

U-0

—

bit 7

U-0

U-0

R/W-0

R/W-0

R/W-0

R/W-0

R/W-0

—

—

FSA<4:0>

bit 0

Legend:

R = Readable bit

-n = Value at POR

W = Writable bit

‘1’ = Bit is set

U = Unimplemented bit, read as ‘0’

‘0’ = Bit is cleared

x = Bit is unknown

bit 15-13

bit 12-5

bit 4-0

DMABS<2:0>: DMA Buffer Size bits

111 = Reserved

110 = 32 buffers in DMA RAM

101 = 24 buffers in DMA RAM

100 = 16 buffers in DMA RAM

011 = 12 buffers in DMA RAM

010 = 8 buffers in DMA RAM

001 = 6 buffers in DMA RAM

000 = 4 buffers in DMA RAM

Unimplemented: Read as ‘0’

FSA<4:0>: FIFO Area Starts with Buffer bits

11111 = Read buffer RB31

11110 = Read buffer RB30

•

•

•

00001 = TX/RX buffer TRB1

00000 = TX/RX buffer TRB0

© 2007-2012 Microchip Technology Inc.

DS70291G-page 261

Share Link: