DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ST6246 データシートの表示(PDF) - STMicroelectronics

部品番号
コンポーネント説明
メーカー
ST6246 Datasheet PDF : 72 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
ST62T46B/E46B
I/O PORTS (Cont’d)
4.1.3 LCD alternate functions (combiports)
PC0 to PC7 can also be individually defined as 8
LCD segment output by setting DDRC, ORC and
DRC registers as shown inTable 12.
On the contrary with other I/O lines, the reset state
is the LCD output mode. These 8 segment lines are
recognised as S33..S40 by the embedded LCD
controller drive.
Table 12. PC0-PC7 Combiport Option Selection
4.1.4 SPI alternate functions
PB6/Sin and PB5/Scl pins must be configured as
input through the DDR and OR registers to be
used data in and data clock (Slave mode) for the
SPI. All input modes are available and I/O’s can be
read independantly of the SPI at any time.
PB7/Sout must be configured in open drain output
mode to be used as data out for the SPI. In output
mode, the value present on the pin is the port data
register content only if PB7 is defined as push pull
output, while serial transmission is possible only in
open drain mode.
DDR
OR
0
0
0
0
0
1
0
1
1
0
1
1
DR
Mod e
Opt ion
0
Input
With pull-up, no interrupt
1
Input
No pull-up, no interrupt
0
Input
With pull-up and with interrupt
1
Input
LCD segment (Reset state)
X
Output Open-drain output
X
Output Push-pull output
Note: X = Don’t care
Figure 20. Peripheral Interface Configuration of SPI
PB7/Sout
PB6/Sin
PB 5/Scl
PID PP/OD
1
MUX 0
OPR
DR
PID
DR
PID
DR
OUT
IN
SYNCHRONOUS
SERIAL I/O
CLOCK
VR01661F
37/72
373

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]