PIC16LC925T-I/CL 데이터 시트보기 (PDF) - Microchip Technology

부품명

상세내역

제조사

PIC16LC925T-I/CL

64/68-Pin CMOS Microcontrollers with LCD Driver

Microchip Technology 

PIC16C925/926

12.7 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscil-

lator, which does not require any external components.

This RC oscillator is separate from the RC oscillator of

the OSC1/CLKIN pin. That means that the WDT will

run, even if the clock on the OSC1/CLKIN and

OSC2/CLKOUT pins of the device has been stopped,

for example, by execution of a SLEEP instruction. Dur-

ing normal operation, a WDT time-out generates a

device RESET (Watchdog Timer Reset). If the device is

in SLEEP mode, a WDT time-out causes the device to

wake-up and continue with normal operation (Watch-

dog Timer Wake-up). The WDT can be permanently

disabled by clearing configuration bit WDTE

(Section 12.1).

12.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (with

no prescaler). The time-out periods vary with tempera-

ture, VDD and process variations from part to part (see

DC specs). If longer time-out periods are desired, a

prescaler with a division ratio of up to 1:128 can be

assigned to the WDT under software control, by writing

to the OPTION register. Thus, time-out periods up to

2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT

and the postscaler, if assigned to the WDT, prevent it

from timing out and generating a device RESET

condition.

The TO bit in the STATUS register will be cleared upon

a Watchdog Timer time-out.

12.7.2 WDT PROGRAMMING

CONSIDERATIONS

It should also be taken into account that under worst

case conditions (VDD = Min., Temperature = Max., and

Max. WDT prescaler) it may take several seconds

before a WDT time-out occurs.

Note:

When a CLRWDT instruction is executed

and the prescaler is assigned to the WDT,

the prescaler count will be cleared, but the

prescaler assignment is not changed.

FIGURE 12-12:

WATCHDOG TIMER BLOCK DIAGRAM

From TMR0 Clock Source

(Figure 5-6)

WDT Timer

0

1

M

U

X

Postscaler

8

WDT

Enable bit

PSA

8 - to - 1 MUX

PS2:PS0

To TMR0 (Figure 5-6)

0

1

MUX

PSA

Note: PSA and PS2:PS0 are bits in the OPTION register.

WDT

Time-out

FIGURE 12-13: SUMMARY OF WATCHDOG TIMER REGISTERS

Address

Name

Bit 7

Bit 6

Bit 5

2007h Config. bits

(1) BOREN(1) CP1

81h, 181h OPTION RBPU INTEDG T0CS

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 12-1 for operation of these bits.

Bit 4

CP0

T0SE

Bit 3

PWRTE(1)

PSA

Bit 2

WDTE

PS2

Bit 1

Bit 0

FOSC1 FOSC0

PS1

PS0

DS39544A-page 110

Preliminary

 2001 Microchip Technology Inc.

Share Link: