ST6220LD1/SWD 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

제조사

ST6220LD1/SWD

8-BIT MCUs WITH A/D CONVERTER, TWO TIMERS, OSCILLATOR SAFEGUARD & SAFE RESET

STMicroelectronics 

ST6208C/ST6209C/ST6210C/ST6220C

I/O PORTS (Cont’d)

8.5 REGISTER DESCRIPTION

DATA REGISTER (DR)

Port x Data Register

DRx with x = A or B.

Read / Write

Reset Value: 0000 0000 (00h)

7

0

D7 D6 D5 D4 D3 D2 D1 D0

Bits 7:0 = D[7:0] Data register bits.

Reading the DR register returns either the DR reg-

ister latch content (pin configured as output) or the

digital value applied to the I/O pin (pin configured

as input).

Caution: In input mode, modifying this register will

modify the I/O port configuration (see Table 9).

Do not use the Single bit instructions on I/O port

data registers. See (Section 8.2.5).

DATA DIRECTION REGISTER (DDR)

Port x Data Direction Register

DDRx with x = A or B.

Read / Write

Reset Value: 0000 0000 (00h)

7

0

DD7 DD6 DD5 DD4 DD3 DD2 DD1 DD0

Bits 7:0 = DD[7:0] Data direction register bits.

The DDR register gives the input/output direction

configuration of the pins. Each bit is set and

cleared by software.

0: Input mode

1: Output mode

OPTION REGISTER (OR)

Port x Option Register

ORx with x = A or B.

Read/ Write

Reset Value: 0000 0000 (00h)

7

0

O7 O6 O5 O4 O3 O2 O1 O0

Bits 7:0 = O[7:0] Option register bits.

The OR register allows to distinguish in output

mode if the push-pull or open drain configuration is

selected.

Output mode:

0: Open drain output(with P-Buffer deactivated)

1: Push-pull Output

Input mode: See Table 9.

Each bit is set and cleared by software.

Caution: Modifying this register, will also modify

the I/O port configuration in input mode. (see Ta-

ble 9).

Table 11. I/O Port Register Map and Reset Values

Address

(Hex.)

Register

Label

7

6

5

4

3

2

1

0

Reset Value

of all I/O port registers

0

0

0

0

0

0

0

0

0C0h DRA

MSB

LSB

0C1h DRB

0C4h DDRA

MSB

LSB

0C5h DDRB

0CCh ORA

MSB

LSB

0CDh ORB

41/105

1

Share Link: