STPCE1EDBI 데이터 시트보기 (PDF) - STMicroelectronics
부품명
상세내역
제조사
STPCE1EDBI Datasheet PDF : 87 Pages
| |||
DESIGN GUIDELINES
For other implementations like 32-bit SDRAM
devices, refers to the SDRAM controller signal
multiplexing and address mapping described in
the following Table 6-4 and Table 6-5.
Table 6-4. DIMM Pinout
SDRAM Density
Internal Banks
DIMM Pin Number
...
123
126
39
122
16 Mbit
2 Banks
MA[10:0]
-
-
-
BA0 (MA11)
64/128 Mbit
2 Banks
MA[10:0]
MA11
MA12
-
BA0 (MA13)
64/128 Mbit
4 Banks
MA[10:0]
MA11
-
BA1 (MA12)
BA0 (MA13)
STPC I/F
MA[10:0]
CS2# (MA11)
CS3# (MA12)
CS3# (BA1)
BA0
Table 6-5. Address Mapping
Address Mapping: 16 Mbit - 2 internal banks
STPC I/F
BA0
MA10 MA9 MA8
RAS Address A11
A22 A21 A2
CAS Address A11
0
A24 A23
Address Mapping: 64/128 Mbit - 2 internal banks
STPC I/F
BA0 MA12 MA11 MA10 MA9 MA8
RAS Address A11 A24 A23 A22 A21 A20
CAS Address A11 0
0
0
A26 A25
Address Mapping: 64/128 Mbit - 4 internal banks
STPC I/F
BA0 BA1 MA11 MA10 MA9 MA8
RAS Address A11 A12 A24 A23 A22 A21
CAS Address A11 A12 0
0
A26 A25
MA7
A19
A10
MA7
A19
A10
MA7
A20
A10
MA6
A18
A9
MA6
A18
A9
MA6
A19
A9
MA5
A17
A8
MA5
A17
A8
MA5
A18
A8
MA4
A16
A7
MA4
A16
A7
MA4
A17
A7
MA3
A15
A6
MA3
A15
A6
MA3
A16
A6
MA2
A14
A5
MA2
A14
A5
MA2
A15
A5
MA1
A13
A4
MA1
A13
A4
MA1
A14
A4
MA0
A12
A3
MA0
A12
A3
MA0
A13
A3
64/87
Release 1.3 - January 29, 2002
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
Share Link: 