STM32F103V8H6TR 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

제조사

STM32F103V8H6TR

Medium-density performance line ARM-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 com. interfaces

STMicroelectronics 

STM32F103xC, STM32F103xD, STM32F103xE

Electrical characteristics

Table 39. Switching characteristics for PC Card/CF read and write cycles(1)(2) (continued)

Symbol

Parameter

Min

Max

Unit

tw(NIOWR)

FSMC_NIOWR low width

tv(NIOWR-D)

FSMC_NIOWR low to FSMC_D[15:0] valid

th(NIOWR-D)

FSMC_NIOWR high to FSMC_D[15:0] invalid

td(NCE4_1-NIOWR) FSMC_NCE4_1 low to FSMC_NIOWR valid

th(NCEx-NIOWR) FSMC_NCEx high to FSMC_NIOWR invalid

th(NCE4_1-NIOWR) FSMC_NCE4_1 high to FSMC_NIOWR invalid

td(NIORD-NCEx) FSMC_NCEx low to FSMC_NIORD valid FSMC_NCE4_1

td(NIORD-NCE4_1) low to FSMC_NIORD valid

th(NCEx-NIORD) FSMC_NCEx high to FSMC_NIORD invalid

th(NCE4_1-NIORD) FSMC_NCE4_1 high to FSMC_NIORD invalid

tsu(D-NIORD)

FSMC_D[15:0] valid before FSMC_NIORD high

td(NIORD-D)

FSMC_D[15:0] valid after FSMC_NIORD high

tw(NIORD)

FSMC_NIORD low width

1. CL = 15 pF.

2. Based on characterization, not tested in production.

8THCLK + 3

11THCLK

5THCLK – 5

5THCLK – 5

4.5

9

8THCLK + 2

ns

5THCLK +1 ns

ns

5THCLK+3ns ns

ns

5THCLK + 2.5 ns

ns

ns

ns

ns

NAND controller waveforms and timings

Figure 38 through Figure 41 represent synchronous waveforms and Table 40 provides the

corresponding timings. The results shown in this table are obtained with the following FSMC

configuration:

● COM.FSMC_SetupTime = 0x01;

● COM.FSMC_WaitSetupTime = 0x03;

● COM.FSMC_HoldSetupTime = 0x02;

● COM.FSMC_HiZSetupTime = 0x01;

● ATT.FSMC_SetupTime = 0x01;

● ATT.FSMC_WaitSetupTime = 0x03;

● ATT.FSMC_HoldSetupTime = 0x02;

● ATT.FSMC_HiZSetupTime = 0x01;

● Bank = FSMC_Bank_NAND;

● MemoryDataWidth = FSMC_MemoryDataWidth_16b;

● ECC = FSMC_ECC_Enable;

● ECCPageSize = FSMC_ECCPageSize_512Bytes;

● TCLRSetupTime = 0;

● TARSetupTime = 0;

Doc ID 14611 Rev 7

77/123

Share Link: