DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STM32F103VC 데이터 시트보기 (PDF) - STMicroelectronics

부품명
상세내역
제조사
STM32F103VC Datasheet PDF : 123 Pages
First Prev 81 82 83 84 85 86 87 88 89 90 Next Last
Electrical characteristics
STM32F103xC, STM32F103xD, STM32F103xE
5.3.16
Communications interfaces
I2C interface characteristics
Unless otherwise specified, the parameters given in Table 50 are derived from tests
performed under ambient temperature, fPCLK1 frequency and VDD supply voltage conditions
summarized in Table 10.
The STM32F103xC, STM32F103xD and STM32F103xE performance line I2C interface
meets the requirements of the standard I2C communication protocol with the following
restrictions: the I/O pins SDA and SCL are mapped to are not “true” open-drain. When
configured as open-drain, the PMOS connected between the I/O pin and VDD is disabled,
but is still present.
The I2C characteristics are described in Table 50. Refer also to Section 5.3.13: I/O port
characteristics for more details on the input/output alternate function characteristics (SDA
and SCL).
Table 50. I2C characteristics
Symbol
Parameter
Standard mode I2C(1) Fast mode I2C(1)(2)
Min
Max
Min
Max
Unit
tw(SCLL)
tw(SCLH)
tsu(SDA)
th(SDA)
tr(SDA)
tr(SCL)
tf(SDA)
tf(SCL)
th(STA)
tsu(STA)
SCL clock low time
SCL clock high time
SDA setup time
SDA data hold time
SDA and SCL rise time
SDA and SCL fall time
Start condition hold time
Repeated Start condition
setup time
4.7
1.3
µs
4.0
0.6
250
100
0(3)
0(4)
900(3)
1000 20 + 0.1Cb 300
ns
300
300
4.0
0.6
µs
4.7
0.6
tsu(STO) Stop condition setup time
4.0
tw(STO:STA)
Stop to Start condition time
(bus free)
4.7
0.6
s
1.3
s
Cb
Capacitive load for each bus
line
400
400
pF
1. Guaranteed by design, not tested in production.
2.
fPCLK1
higher
must be higher than 2 MHz to achieve the maximum standard mode
than 4 MHz to achieve the maximum fast mode I2C frequency.
I2C
frequency.
It
must
be
3. The maximum hold time of the Start condition has only to be met if the interface does not stretch the low
period of SCL signal.
4. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the
undefined region of the falling edge of SCL.
88/123
Doc ID 14611 Rev 7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]