DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STM32F407VET7 데이터 시트보기 (PDF) - STMicroelectronics

부품명
상세내역
제조사
STM32F407VET7 Datasheet PDF : 185 Pages
First Prev 71 72 73 74 75 76 77 78 79 80 Next Last
Electrical characteristics
STM32F405xx, STM32F407xx
Table 14. General operating conditions (continued)
Symbol
Parameter
Conditions
Min Typ Max Unit
Regulator ON:
1.2 V internal voltage on
VCAP_1/VCAP_2 pins
V12
Regulator OFF:
VOS bit in PWR_CR register = 0(1)
Max frequency 144MHz
1.08
1.14
1.20
V
VOS bit in PWR_CR register= 1
Max frequency 168MHz
1.20 1.26 1.32
V
Max frequency 144MHz
1.10 1.14 1.20 V
1.2 V external voltage must be
supplied from external regulator
on VCAP_1/VCAP_2 pins
Max frequency 168MHz
1.20 1.26 1.30 V
Input voltage on RST and FT
pins(6)
VIN
Input voltage on TTa pins
2 V VDD 3.6 V
VDD 2 V
–0.3
-
5.5
–0.3
–0.3
-
5.2
-
VDDA+
V
0.3
Input voltage on B pin
-
5.5
LQFP64
-
435
LQFP100
Power dissipation at TA = 85 °C LQFP144
PD
for suffix 6
suffix 7(7)
or
TA
=
105
°C
for
LQFP176
UFBGA176
-
465
-
500
mW
-
526
-
513
WLCSP90
-
543
Ambient temperature for 6 suffix Maximum power dissipation
–40
version
Low power dissipation(8)
–40
TA
Ambient temperature for 7 suffix Maximum power dissipation
–40
version
Low power dissipation(8)
–40
85
°C
105
105
°C
125
TJ Junction temperature range
6 suffix version
7 suffix version
–40
105
°C
–40
125
1. The average expected gain in power consumption when VOS = 0 compared to VOS = 1 is around 10% for the whole
temperature range, when the system clock frequency is between 30 and 144 MHz.
2.
VanDDe/xVteDrDnAaml pinoiwmeurmsuvpaplulyesoufp1e.r7viVsoisr
obtained when the device
(refer to Section : Internal
operates in reduced
reset OFF).
temperature
range,
and
with
the
use
of
3. When the ADC is used, refer to Table 67: ADC characteristics.
4. If VREF+ pin is present, it must respect the following condition: VDDA-VREF+ < 1.2 V.
5. VIt DisDAreccaonmbmeetnodleerdatteodpdouwreinrgVpDoDwaenrd-uVpDaDnAdfrpoomwethr-edosawmneopseoruartcioen. .A maximum difference of 300 mV between VDD and
6. To sustain a voltage higher than VDD+0.3, the internal pull-up and pull-down resistors must be disabled.
7. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax.
8. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax.
78/185
DocID022152 Rev 4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]