AT83C51RB2-3CSCM 데이터 시트보기 (PDF) - Atmel Corporation
부품명
상세내역
제조사
AT83C51RB2-3CSCM Datasheet PDF : 83 Pages
| |||
Table 22. SCON Register
SCON - Serial Control Register (98h)
7
6
5
4
3
2
1
0
FE/SM0
SM1
SM2
REN
TB8
RB8
TI
RI
Bit
Number
7
6
5
4
3
2
1
0
Bit
Mnemonic Description
Framing Error bit (SMOD0 = 1)
FE
Clear to reset the error state, not cleared by a valid stop bit.
Set by hardware when an invalid stop bit is detected.
SMOD0 must be set to enable access to the FE bit
SM0
Serial port Mode bit 0
Refer to SM1 for serial port mode selection.
SMOD0 must be cleared to enable access to the SM0 bit
SM1
Serial port Mode bit 1
SM1 Mode Description
00
Shift Register
11
8-bit UART
02
9-bit UART
13
9-bit UART
Baud Rate
fCPU PERIPH/6
Variable
fCPU PERIPH /32 or /16
Variable
SM2
Serial port Mode 2 bit/Multiprocessor Communication Enable bit
Clear to disable multiprocessor communication feature.
Set to enable multiprocessor communication feature in mode 2 and 3, and
eventually mode 1. This bit should be cleared in mode 0.
REN
Reception Enable bit
Clear to disable serial reception.
Set to enable serial reception.
Transmitter Bit 8/Ninth bit to transmit in modes 2 and 3
TB8 o transmit a logic 0 in the 9th bit.
Set to transmit a logic 1 in the 9th bit.
Receiver Bit 8/Ninth bit received in modes 2 and 3
Cleared by hardware if 9th bit received is a logic 0.
RB8 Set by hardware if 9th bit received is a logic 1.
In mode 1, if SM2=0, RB8 is the received stop bit. In mode 0 RB8 is not used.
Transmit Interrupt flag
TI
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of
the stop bit in the other modes.
Receive Interrupt flag
RI
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0, see Figure 15. and
Figure 16. in the other modes.
Reset Value = 0000 0000b
Bit addressable
40 AT80C51RD2/AT83C51Rx2
4113B–8051–03/05
Share Link: 