CS4245 데이터 시트보기 (PDF) - Cirrus Logic
부품명
상세내역
제조사
CS4245 Datasheet PDF : 57 Pages
| |||
6.2.4
6.2.5
Power-Down DAC (Bit 1)
CS4245
Function:
The DAC pair will remain in a reset state whenever this bit is set.
Power-Down Device (Bit 0)
Function:
The device will enter a low-power state whenever this bit is set. The power-down bit is set by default and
must be cleared before normal operation can occur. The contents of the control registers are retained
when the device is in power-down.
6.3 DAC Control - Address 03h
7
DAC_FM1
6
DAC_FM0
5
DAC_DIF1
4
DAC_DIF0
6.3.1 DAC Functional Mode (Bits 7:6)
3
Reserved
2
MuteDAC
1
DeEmph
0
DAC_M/S
Function:
6.3.2
Selects the required range of input sample rates.
DAC_FM1
0
0
1
1
DAC_FM0
Mode
0
Single-Speed Mode: 4 to 50 kHz sample rates
1
Double-Speed Mode: 50 to 100 kHz sample rates
0
Quad-Speed Mode: 100 to 200 kHz sample rates
1
Reserved
Table 6. Functional Mode Selection
DAC Digital Interface Format (Bits 5:4)
Function:
The required relationship between LRCK, SCLK and SDIN for the DAC is defined by the DAC Digital In-
terface Format and the options are detailed in Table 7 and Figures 7-9.
6.3.3
DAC_DIF1 DAC_DIF0
Description
0
0
Left Justified, up to 24-bit data (default)
0
1
I²S, up to 24-bit data
1
0
Right-Justified, 16-bit Data
1
1
Right-Justified, 24-bit Data
Table 7. DAC Digital Interface Formats
Mute DAC (Bit 2)
Format
0
1
2
3
Figure
7
8
9
9
Function:
The DAC outputs will mute and the MUTEC pin will become active when this bit is set. Though this bit is
active high, it should be noted that the MUTEC pin is active low. The common mode voltage on the outputs
will be retained when this bit is set. The muting function is effected, similar to attenuation changes, by the
DACSoft and DACZero bits in the DAC Control 2 register.
42
DS656F2
Share Link: 