PIC16F648AT-E/SO 데이터 시트보기 (PDF) - Microchip Technology

부품명

상세내역

제조사

PIC16F648AT-E/SO

Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

Microchip Technology 

PIC16F627A/628A/648A

8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a

postscaler. It can be used as the PWM time base for

PWM mode of the CCP module. The TMR2 register is

readable and writable, and is cleared on any device

Reset.

The input clock (FOSC/4) has a prescale option of 1:1,

1:4 or 1:16, selected by control bits T2CKPS<1:0>

(T2CON<1:0>).

The Timer2 module has an 8-bit period register PR2.

The TMR2 register value increments from 00h until it

matches the PR2 register value and then resets to 00h

on the next increment cycle. The PR2 register is a

readable and writable register. The PR2 register is

initialized to FFh upon Reset.

The match output of Timer2 goes through a 4-bit

postscaler (which gives a 1:1 to 1:16 scaling inclusive)

to generate a Timer2 interrupt (latched in flag bit

TMR2IF, (PIR1<1>)).

Timer2 can be shut off by clearing control bit TMR2ON

(T2CON<2>) to minimize power consumption.

Register 8-1 shows the Timer2 control register.

8.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared

when any of the following occurs:

• a write to the TMR2 register

• a write to the T2CON register

• any device Reset (Power-on Reset, MCLR Reset,

Watchdog Timer Reset or Brown-out Reset)

The TMR2 register is not cleared when T2CON is

written.

8.2 TMR2 Output

The TMR2 output (before the postscaler) is fed to the

Synchronous Serial Port module which optionally uses

it to generate shift clock.

FIGURE 8-1:

TIMER2 BLOCK DIAGRAM

Sets flag

bit TMR2IF

TMR2

output

Reset

TMR2 Reg

Postscaler

Comparator

1:1 to 1:16 EQ

4

TOUTPS<3:0>

PR2 Reg

Prescaler

1:1, 1:4, 1:16 FOSC/4

2

T2CKPS<1:0>

DS40044F-page 52

© 2007 Microchip Technology Inc.

Share Link: