ST62T52CN3(2002) 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

제조사

ST62T52CN3
(Rev.:2002)

8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER AND EEPROM

STMicroelectronics 

ST62T52C ST62T62C/E62C

5.3 INSTRUCTION SET

The ST6 core offers a set of 40 basic instructions

which, when combined with nine addressing

modes, yield 244 usable opcodes. They can be di-

vided into six different types: load/store, arithme-

tic/logic, conditional branch, control instructions,

jump/call, and bit manipulation. The following par-

agraphs describe the different types.

All the instructions belonging to a given type are

presented in individual tables.

Table 16. Load & Store Instructions

Instruction

Addressing Mode

LD A, X

LD A, Y

LD A, V

LD A, W

LD X, A

LD Y, A

LD V, A

LD W, A

LD A, rr

LD rr, A

LD A, (X)

LD A, (Y)

LD (X), A

LD (Y), A

LDI A, #N

LDI rr, #N

Short Direct

Short Direct

Short Direct

Short Direct

Short Direct

Short Direct

Short Direct

Short Direct

Direct

Direct

Indirect

Indirect

Indirect

Indirect

Immediate

Immediate

Notes:

X,Y. Indirect Register Pointers, V & W Short Direct Registers

# . Immediate data (stored in ROM memory)

rr. Data space register

∆. Affected

* . Not Affected

Load & Store. These instructions use one, two or

three bytes in relation with the addressing mode.

One operand is the Accumulator for LOAD and the

other operand is obtained from data memory using

one of the addressing modes.

For Load Immediate one operand can be any of

the 256 data space bytes while the other is always

immediate data.

Bytes

1

1

1

1

1

1

1

1

2

2

1

1

1

1

2

3

Cycles

4

4

4

4

4

4

4

4

4

4

4

4

4

4

4

4

Flags

Z

C

∆

*

∆

*

∆

*

∆

*

∆

*

∆

*

∆

*

∆

*

∆

*

∆

*

∆

*

∆

*

∆

*

∆

*

∆

*

*

*

53/78

Share Link: