DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ML6460CS 데이터 시트보기 (PDF) - Micro Linear Corporation

부품명
상세내역
제조사
ML6460CS
Micro-Linear
Micro Linear Corporation 
ML6460CS Datasheet PDF : 30 Pages
First Prev 21 22 23 24 25 26 27 28 29 30
ML6460
DATA BIT NAME
B0
AC_DC
B1
SUBCARRIER_OFF
B2
CC_ALL
B3
FIX_SCH
B4
ACTIVE_ON
B5
BURST ON
B6
YDEL0
B7
YDEL1
B8
FRAME_MODE
B9
FLD_FRM_MODE
B10 SENSE_VSYNC
B11 SWITCH_FIELD
B12 SWITCH_UV
B13 SEL_HSYNC0
B14 SEL_HSYNC1
B15 SENSE_HSYNC
B16 OVERLAY_ON
B17 FSYNC
B18 CC_284
B19 CC_21
B20 WIDE_BLANK
B21 JAPAN_BLANK
B22 FULL_BAR
B23 ANALOG_HRESET
B24 ANALOG_HBLANK
B25 HRESET_MODE
B26 SLAVE_MODE
B27 SELCCIR
B28 SLAVE/MASTER
B29 CBLANK
B30 Reserved
B31 Reserved
Note: B31 is MSB
DESCRIPTION
BIT CODE RANGE
Configures analog output buffers for AC or DC drive
0 = DC, 1 = AC
Disable internal subcarrier oscillator - for test only
0 = Normal, 1= Disable oscillator
Enables Closed Caption transmission on every line
0 = Normal, 1 = Enable
Enable reset of subcarrier oscillator every other frame
to maintain SCH phase
0 = Not reset, 1 = Oscillator reset
Eliminate H & V intervals, suppress burst — for test only
0 = Normal, 1 = Test Mode
Burst Available at all time — For test only
0 = Normal, 1 = Test Mode
Delay/Advance luma channel
<YDEL1, YDEL0> = 00 = Normal
<YDEL1, YDEL0> = 01= Delay luma 1 clock cycle
Delay/Advance luma channel
<YDEL1, YDEL0> = 10 = Advance luma 1 clock cycle,
<YDEL1, YDEL0> = 11= Advance luma 2 clock cycles
Configure FIELD pin as input or output
0 = output, 1= input
Configure FIELD pin to give odd/even or 1,2 and 3,4 info
0 = odd/even, 1= 1,2 or 3,4
Set vertical reset pulse polarity
0 = Falling edge, 1= Rising edge
Switches even/odd fields
0 = Normal, 1= switch even/odd
Switch Cr and Cb internally
0 = Normal, 1= Switch Cr & Cb
Used to facilitate pixel synchronization
See Figures 4, 5, 7, 8
Used to facilitate pixel synchronization
See Figures 4, 5, 7, 8
Set horizontal reset pulse polarity
0 = Falling edge, 1= Rising edge
Enables use of PHERR pin
0 = Disable, 1= Enable PHERR pin
Enable frame syncing
0 = Disable, 1= Enable
Enable transmission of Closed Caption data on line 284
0 = Disable, 1= Enable transmission
Enable transmission of Closed Caption data on line 21
0 = Disable, 1= Enable transmission
Select wide or narrow blanking
0 = 9 lines of blanking, 1= 15 lines
Removes 7.5 IRE setup in blanking and boosts Y & C gain
0 = Normal, 1= Japanese NTSC
To handle 100% amplitude video (100% colorbars)
0 = Normal, 1 handles 100%Amp. Video
Selects position of horizontal reset
0 = Digital H blank edge,
1= Analog H blank edge
Select analog blanking with smooth transition at the edges
or digital blanking
0 = Digital blanking,
1= Analog blanking
Select H reset at start of active video or start of H blanking
0 = Start of blanking,
1= Start of active
Select external H/V reset or embedded H/V reset
0=External H/V reset (H/V ext. source)
1=Embedded H/V reset (SAV/EAV codes)
Select CCIR656 rate or Square Pixel rate
0 = Square Pixel, 1= CCIR656
Select slave or master mode
0 = Master mode, 1= Slave mode
Composite Blanking
0 = Disable, 1= Enable
Set to 0 for Proper Operation
Set to 0 for Proper Operation
Table 6: Control Register (CNTR) Summary
22

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]