DSPIC33FJ128GP706AI-ES 데이터 시트보기 (PDF) - Microchip Technology

부품명

상세내역

제조사

DSPIC33FJ128GP706AI-ES

High-Performance, 16-Bit Digital Signal Controllers

Microchip Technology 

dsPIC33FJXXXGPX06A/X08A/X10A

REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

R/W-0

R/W-0

R/W-0

R/W-0

R/W-0

U-0

U-0

CHEN

SIZE

DIR

HALF

NULLW

—

—

bit 15

U-0

—

bit 8

U-0

—

bit 7

U-0

R/W-0

R/W-0

U-0

—

AMODE<1:0>

—

U-0

R/W-0

R/W-0

—

MODE<1:0>

bit 0

Legend:

R = Readable bit

-n = Value at POR

W = Writable bit

‘1’ = Bit is set

U = Unimplemented bit, read as ‘0’

‘0’ = Bit is cleared

x = Bit is unknown

bit 15

bit 14

bit 13

bit 12

bit 11

bit 10-6

bit 5-4

bit 3-2

bit 1-0

CHEN: Channel Enable bit

1 = Channel enabled

0 = Channel disabled

SIZE: Data Transfer Size bit

1 = Byte

0 = Word

DIR: Transfer Direction bit (source/destination bus select)

1 = Read from DMA RAM address, write to peripheral address

0 = Read from peripheral address, write to DMA RAM address

HALF: Early Block Transfer Complete Interrupt Select bit

1 = Initiate block transfer complete interrupt when half of the data has been moved

0 = Initiate block transfer complete interrupt when all of the data has been moved

NULLW: Null Data Peripheral Write Mode Select bit

1 = Null data write to peripheral in addition to DMA RAM write (DIR bit must also be clear)

0 = Normal operation

Unimplemented: Read as ‘0’

AMODE<1:0>: DMA Channel Operating Mode Select bits

11 = Reserved

10 = Peripheral Indirect Addressing mode

01 = Register Indirect without Post-Increment mode

00 = Register Indirect with Post-Increment mode

Unimplemented: Read as ‘0’

MODE<1:0>: DMA Channel Operating Mode Select bits

11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer)

10 = Continuous, Ping-Pong modes enabled

01 = One-Shot, Ping-Pong modes disabled

00 = Continuous, Ping-Pong modes disabled

© 2011 Microchip Technology Inc.

DS70593C-page 141

Share Link: