STM32F37xxx
Electrical characteristics
Figure 27. I2S slave timing diagram (Philips protocol)(1)
CPOL = 0
tc(CK)
CPOL = 1
WS input
SDtransmit
SDreceive
tw(CKH)
tw(CKL)
th(WS)
tsu(WS)
LSB transmit(2)
tsu(SD_SR)
LSB receive(2)
MSB transmit
MSB receive
tv(SD_ST)
Bitn transmit
th(SD_SR)
Bitn receive
th(SD_ST)
LSB transmit
LSB receive
ai14881b
1. Measurement points are done at 0.5 VDD level and with external CL = 30 pF.
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first
byte.
Figure 28. I2S master timing diagram (Philips protocol)(1)
tf(CK)
tr(CK)
CPOL = 0
CPOL = 1
WS output
SDtransmit
SDreceive
tc(CK)
tw(CKH)
tv(WS)
tw(CKL)
th(WS)
LSB transmit(2) MSB transmit
tv(SD_MT)
Bitn transmit
tsu(SD_MR)
LSB receive(2)
MSB receive
th(SD_MR)
Bitn receive
th(SD_MT)
LSB transmit
LSB receive
ai14884b
1. Measurement points are done at 0.5 VDD level and with external CL = 30 pF.
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first
byte.
DocID022691 Rev 4
97/131
114