STM32F302CC 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

제조사

STM32F302CC

ARM®-based Cortex®-M4 32b MCU+FPU, up to 256KB Flash+ 40KB SRAM, 2 ADCs, 1 DAC ch., 4 comp, 2 PGA, timers, 2.0-3.6 V

STMicroelectronics 

STM32F302xB STM32F302xC

Electrical characteristics

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in Figure 23 and

Table 56, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under

ambient temperature and VDD supply voltage conditions summarized in Table 24.

Table 56. I/O AC characteristics(1)

OSPEEDRy [1:0]

value(1)

Symbol

Parameter

Conditions

Min Max Unit

x0

01

11

FM+

configuration(4)

-

fmax(IO)out

tf(IO)out

tr(IO)out

fmax(IO)out

tf(IO)out

tr(IO)out

Maximum frequency(2)

Output high to low level

fall time

Output low to high level

rise time

Maximum frequency(2)

Output high to low level

fall time

Output low to high level

rise time

CL = 50 pF, VDD = 2 V to 3.6 V

CL = 50 pF, VDD = 2 V to 3.6 V

CL = 50 pF, VDD = 2 V to 3.6 V

CL = 50 pF, VDD = 2 V to 3.6 V

fmax(IO)out

tf(IO)out

tr(IO)out

fmax(IO)out

tf(IO)out

tr(IO)out

Maximum frequency(2)

Output high to low level

fall time

Output low to high level

rise time

Maximum frequency(2)

Output high to low level

fall time

Output low to high level

rise time

CL = 30 pF, VDD = 2.7 V to 3.6 V

CL = 50 pF, VDD = 2.7 V to 3.6 V

CL = 50 pF, VDD = 2 V to 2.7 V

CL = 30 pF, VDD = 2.7 V to 3.6 V

CL = 50 pF, VDD = 2.7 V to 3.6 V

CL = 50 pF, VDD = 2 V to 2.7 V

CL = 30 pF, VDD = 2.7 V to 3.6 V

CL = 50 pF, VDD = 2.7 V to 3.6 V

CL = 50 pF, VDD = 2 V to 2.7 V

CL = 50 pF, VDD = 2 V to 3.6 V

Pulse width of external

tEXTIpw signals detected by the

-

EXTI controller

-

2(3) MHz

- 125(3)

ns

- 125(3)

- 10(3) MHz

-

25(3)

ns

-

25(3)

- 50(3) MHz

- 30(3) MHz

- 20(3) MHz

-

5(3)

-

8(3)

-

12(3)

-

5(3)

ns

-

8(3)

-

12(3)

-

2(4) MHz

-

12(4)

ns

-

34(4)

10(3)

-

ns

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0365 reference manual for a description of

GPIO Port configuration register.

2. The maximum frequency is defined in Figure 23.

3. Guaranteed by design.

4. The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the STM32F302xx STM32F312xx reference manual

RM0365 for a description of FM+ I/O mode configuration.

DocID025186 Rev 7

89/144

123

Share Link: