PSD812G3V-C-70U Просмотр технического описания (PDF) - STMicroelectronics
Номер в каталоге
Компоненты Описание
производитель
PSD812G3V-C-70U Datasheet PDF : 110 Pages
| |||
PSD8XX Family
PSD835G2
Microcontroller Interface – PSD835G2 AC/DC Parameters
(5V ± 10% Versions)
Write Timing (5 V ± 10% Versions)
-70
-90
Symbol
Parameter
Conditions
Min Max Min Max Unit
t LVLX
t AVLX
t LXAX
t AVWL
t SLWL
t DVWH
t WHDX
t WLWH
t WHAX1
t WHAX2
t WHPV
t WLMV
t DVMV
t AVPV
ALE or AS Pulse Width
Address Setup Time
Address Hold Time
Address Valid to Leading
Edge of WR
CS Valid to Leading Edge of WR
WR Data Setup Time
WR Data Hold Time
WR Pulse Width
Trailing Edge of WR to Address
Invalid
Trailing Edge of WR to DPLD
Address Input Invalid
Trailing Edge of WR to Port Output
Valid Using I/O Port Data Register
WR Valid to Port Output Valid Using
Micro⇔Cell Register Preset/Clear
Data Valid to Port Output Valid
Using Micro⇔Cell Register
Preset/Clear
Address Input Valid to Address
Output Delay
(Note 1)
(Note 1)
(Notes 1 and 3)
(Note 3)
(Note 3)
(Notes 3 and 7)
(Note 3)
(Note 3)
(Note 3 and 6)
(Note 3)
(Notes 3 and 4)
(Notes 3 and 5)
(Note 2)
15
20
4
6
ns
7
8
ns
8
15
ns
12
15
ns
25
35
ns
4
5
ns
28
35
ns
6
8
ns
0
0
ns
27
30 ns
48
55 ns
42
55 ns
20
25 ns
NOTES: 1.
2.
3.
4.
5.
6.
7.
Any input used to select an internal PSD8XX function.
In multiplexed mode, latched addresses generated from ADIO delay to address output on any Port.
WR timing has the same timing as E and DS signals.
Assuming data is stable before active write signal.
Assuming write is active before data becomes valid.
tWHAX2 is Address Hold Time for DPLD inputs that are used to generate chip selects for internal PSD memory.
tWHDX is 6ns when writing to the Output Micro⇔Cell Registers AB and BC.
82
Share Link: 