DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PIC16LC926-I/PT 查看數據表(PDF) - Microchip Technology

零件编号
产品描述 (功能)
生产厂家
PIC16LC926-I/PT
Microchip
Microchip Technology 
PIC16LC926-I/PT Datasheet PDF : 182 Pages
First Prev 61 62 63 64 65 66 67 68 69 70 Next Last
PIC16C925/926
9.0 SYNCHRONOUS SERIAL PORT
(SSP) MODULE
The Synchronous Serial Port (SSP) module is a serial
interface useful for communicating with other periph-
eral or microcontroller devices. These peripheral
devices may be serial EEPROMs, shift registers, dis-
play drivers, A/D converters, etc. The SSP module can
operate in one of two modes:
Serial Peripheral Interface (SPITM)
Inter-Integrated Circuit (I2CTM)
Refer to Application Note AN578, "Use of the SSP
Module in the I 2C Multi-Master Environment.
REGISTER 9-1:
SSPSTAT: SERIAL PORT STATUS REGISTER (ADDRESS 94h)
R/W-0
R/W-0
R-0
R-0
R-0
R-0
R-0
SMP
CKE
D/A
P
S
R/W
UA
bit 7
R-0
BF
bit 0
bit 7
SMP: SPI Data Input Sample Phase bit
SPI Master mode:
1 = Input data sampled at end of data output time
0 = Input data sampled at middle of data output time
SPI Slave mode:
SMP must be cleared when SPI is used in Slave mode
bit 6
CKE: SPI Clock Edge Select bit (see Figure 9-3, Figure 9-4, and Figure 9-5)
CKP = 0:
1 = Data transmitted on rising edge of SCK
0 = Data transmitted on falling edge of SCK
CKP = 1:
1 = Data transmitted on falling edge of SCK
0 = Data transmitted on rising edge of SCK
bit 5
D/A: Data/Address bit (I2C mode only)
1 = Indicates that the last byte received or transmitted was data
0 = Indicates that the last byte received or transmitted was address
bit 4
P: STOP bit (I2C mode only. This bit is cleared when the SSP module is disabled, or when the START
bit was detected last.)
1 = Indicates that a STOP bit has been detected last (this bit is 0on RESET)
0 = STOP bit was not detected last
bit 3
S: START bit (I2C mode only. This bit is cleared when the SSP module is disabled, or when the STOP
bit was detected last.)
1 = Indicates that a START bit has been detected last (this bit is 0on RESET)
0 = START bit was not detected last
bit 2
R/W: Read/Write bit Information (I2C mode only)
This bit holds the R/W bit information following the last address match. This bit is only valid from the
address match to the next START bit, STOP bit, or ACK bit.
1 = Read
0 = Write
bit 1
UA: Update Address (10-bit I2C mode only)
1 = Indicates that the user needs to update the address in the SSPADD register
0 = Address does not need to be updated
bit 0
BF: Buffer Full Status bit
Receive (SPI and I2C modes):
1 = Receive complete, SSPBUF is full
0 = Receive not complete, SSPBUF is empty
Transmit (I2C mode only)
1 = Transmit in progress, SSPBUF is full
0 = Transmit complete, SSPBUF is empty
Legend:
R = Readable bit
- n = Value at POR
W = Writable bit
1= Bit is set
U = Unimplemented bit, read as 0
0= Bit is cleared
x = Bit is unknown
2001 Microchip Technology Inc.
Preliminary
DS39544A-page 59

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]