C8051F020 查看數據表（PDF） - Silicon Laboratories
零件编号
产品描述 (功能)
生产厂家
C8051F020 Datasheet PDF : 272 Pages
| |||
C8051F020/1/2/3
Table 16.1. AC Parameters for External Memory Interface
PARAMETER
DESCRIPTION
TSYSCLK
System Clock Period
TACS
Address / Control Setup Time
TACW
Address / Control Pulse Width
TACH
Address / Control Hold Time
TALEH
Address Latch Enable High Time
TALEL
Address Latch Enable Low Time
TWDS
Write Data Setup Time
TWDH
Write Data Hold Time
TRDS
Read Data Setup Time
TRDH
Read Data Hold Time
MIN
40
0
1*TSYSCLK
0
1*TSYSCLK
1*TSYSCLK
1*TSYSCLK
0
20
0
MAX
UNITS
ns
3*TSYSCLK
ns
16*TSYSCLK ns
3*TSYSCLK
ns
4*TSYSCLK
ns
4*TSYSCLK
ns
19*TSYSCLK ns
3*TSYSCLK
ns
ns
ns
Rev. 1.4
159
Share Link: 