PIC16LF1826-I/SS 查看數據表（PDF） - Microchip Technology

零件编号

产品描述 (功能)

生产厂家

PIC16LF1826-I/SS

18/20/28-Pin Flash Microcontrollers with nanoWatt XLP Technology

Microchip Technology 

PIC16F/LF1826/27

TABLE 29-16: I2C™ BUS DATA REQUIREMENTS

Param.

No.

Symbol

Characteristic

Min. Max. Units

Conditions

SP100* THIGH Clock high time

100 kHz mode

4.0

—

s Device must operate at a

minimum of 1.5 MHz

400 kHz mode

0.6

—

s Device must operate at a

minimum of 10 MHz

SSPx module

1.5TCY

—

—

SP101* TLOW Clock low time

100 kHz mode

4.7

—

s Device must operate at a

minimum of 1.5 MHz

400 kHz mode

1.3

—

s Device must operate at a

minimum of 10 MHz

SSPx module

1.5TCY

—

—

SP102* TR

SDAx and SCLx

rise time

100 kHz mode

—

1000

400 kHz mode 20 + 0.1CB 300

ns

ns CB is specified to be from

10-400 pF

SP103* TF

SDAx and SCLx fall 100 kHz mode

—

250

time

400 kHz mode 20 + 0.1CB 250

ns

ns CB is specified to be from

10-400 pF

SP106* THD:DAT Data input hold time 100 kHz mode

0

—

ns

400 kHz mode

0

0.9 s

SP107* TSU:DAT Data input setup 100 kHz mode

250

—

ns (Note 2)

time

400 kHz mode

100

—

ns

SP109* TAA

Output valid from 100 kHz mode

clock

400 kHz mode

—

3500 ns (Note 1)

—

—

ns

SP110* TBUF

Bus free time

100 kHz mode

400 kHz mode

4.7

—

s Time the bus must be free

1.3

—

s before a new transmission

can start

SP111 CB

Bus capacitive loading

—

400 pF

* These parameters are characterized but not tested.

Note 1:

2:

As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region

(min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

A Fast mode (400 kHz) I2C™ bus device can be used in a Standard mode (100 kHz) I2C bus system, but

the requirement TSU:DAT 250 ns must then be met. This will automatically be the case if the device does

not stretch the low period of the SCLx signal. If such a device does stretch the low period of the SCLx sig-

nal, it must output the next data bit to the SDAx line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according

to the Standard mode I2C bus specification), before the SCLx line is released.

DS41391C-page 374

Preliminary

 2010 Microchip Technology Inc.

Share Link: