OR2T08A4S240-DB 查看數據表（PDF） - Lattice Semiconductor

零件编号

产品描述 (功能)

生产厂家

OR2T08A4S240-DB

ORCA® Series 2 Field-Programmable Gate Arrays

Lattice Semiconductor 

ORCA Series 2 FPGAs

Data Sheet

November 2006

Timing Characteristics (continued)

Table 49. Series 2 Master Parallel Configuration Mode Timing Characteristics

OR2CxxA Commercial: VDD = 5.0 V ± 5%, 0 °C ≤ TA ≤ 70 °C; OR2CxxA Industrial: VDD = 5.0 V ± 10%, –40 °C ≤ TA ≤ +85 °C.

OR2TxxA/B Commercial: VDD = 3.0 V to 3.6 V, 0 °C ≤ TA ≤ 70 °C; OR2TxxA/B Industrial: VDD = 3.0 V to 3.6 V,

–40 °C ≤ TA ≤ +85 °C.

Parameter

RCLK to Address Valid

S D[7:0] Setup Time to RCLK High

D[7:0] Hold Time to RCLK High

E RCLK Low Time (M3 = 0)

RCLK High Time (M3 = 0)

RCLK Low Time (M3 = 1)

IC RCLK High Time (M3 = 1)

D CCLK to DOUT

Symbol

TAV

TS

TH

TCL

TCH

TCL

TCH

TD

Min

0

60

0

462

66

3696

528

—

Notes:

V E The RCLK period consists of seven CCLKs for RCLK low and one CCLK for RCLK high.

Serial data is transmitted out on DOUT 1.5 CCLK cycles after the byte is input D[7:0]

Max

200

—

—

1855

265

14840

2120

30

Unit

ns

ns

ns

ns

ns

ns

ns

ns

DE U A[17:0]

IN RCLK

T T D[7:0]

C N CCLK

SELDEISCO DOUT

TAV

TCH

TCL

TS

TH

BYTE N

BYTE N + 1

D0 D1 D2 D3 D4 D5 D6 D7

TD

f.44(F)

Figure 67. Master Parallel Configuration Mode Timing Diagram

164

Lattice Semiconductor

Share Link: