STM32F407IGT7 查看數據表（PDF） - STMicroelectronics
零件编号
产品描述 (功能)
生产厂家
STM32F407IGT7 Datasheet PDF : 185 Pages
| |||
STM32F405xx, STM32F407xx
Electrical characteristics
Symbol
Table 55. SPI dynamic characteristics(1) (continued)
Parameter
Conditions
Min
Typ
Max Unit
tw(SCKH)
tw(SCKL)
tsu(NSS)
th(NSS)
tsu(MI)
tsu(SI)
th(MI)
th(SI)
ta(SO)(2)
tdis(SO)(3)
tv(SO)
th(SO)
tv(MO)
SCK high and low time
NSS setup time
NSS hold time
Data input setup time
Master mode, SPI presc = 2,
2.7V < VDD < 3.6V
Master mode, SPI presc = 2,
1.7V < VDD < 3.6V
Slave mode, SPI presc = 2
Slave mode, SPI presc = 2
Master mode
Slave mode
TPCLK-0.5 TPCLK TPCLK+0.5
TPCLK-2 TPCLK TPCLK+2
4 x TPCLK
-
-
2 x TPCLK
6.5
-
-
2.5
-
-
Data input hold time
Master mode
Slave mode
2.5
-
-
4
-
-
Data output access time Slave mode, SPI presc = 2
0
Data output disable time
Slave mode, SPI1,
2.7V < VDD < 3.6V
0
Slave mode, SPI1/2/3
1.7V < VDD < 3.6V
0
Slave mode (after enable edge),
SPI1, 2.7V < VDD < 3.6V
-
Slave mode (after enable edge),
Data output valid/hold time SPI2/3, 2.7V < VDD < 3.6V
-
Slave mode (after enable edge),
SPI1, 1.7V < VDD < 3.6V
-
Slave mode (after enable edge),
SPI2/3, 1.7V < VDD < 3.6V
-
Data output valid time
Master mode (after enable edge),
SPI1 , 2.7V < VDD < 3.6V
-
Master mode (after enable edge),
SPI1/2/3 , 1.7V < VDD < 3.6V
-
-
4 x TPCLK
-
7.5
-
16.5
ns
11
13
12
16.5
15.5
19
18
20.5
-
2.5
-
4.5
th(MO)
Data output hold time
Master mode (after enable edge)
0
-
-
1. Data based on characterization results, not tested in production.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.
DocID022152 Rev 4
119/185
Share Link: 