DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADE3000SX 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
ADE3000SX Datasheet PDF : 88 Pages
First Prev 51 52 53 54 55 56 57 58 59 60 Next Last
ADE3XXX
Output Sequencer Block
Register Name
OSQ_CONTROL
OSQ_CLOCK_FRAC
OSQ_OUT_HTOTAL_L
OSQ_OUT_HTOTAL_H
OSQ_OUT_VTOTAL_MIN_L
OSQ_OUT_VTOTAL_MIN_H
OSQ_VTOTAL_MAX_L
OSQ_VTOTAL_MAX_H
OSQ_VERTEN_DLY_E_L
OSQ_VERTEN_DLY_E_M
OSQ_VERTEN_DLY_E_H
OSQ_VERTEN_DLY_O_L
OSQ_VERTEN_DLY_O_M
Table 19: Output Sequencer Registers (Sheet 1 of 2)
Addr
0x0BC1
0x0BC2
0x0BC3
0x0BC4
0x0BC5
0x0BC6
0x0BC7
0x0BC8
0x0BC9
0x0BCA
0x0BCB
0x0BCC
0x0BCD
Mode Bits Default
Description
R
[7]
R/W
[6] 0x0
R/W
[5] 0x0
R/W
[4] 0x0
R/W
[3] 0x0
R/W
[2] 0x0
R
[1]
R/W
[0] 0x0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
[7:0] 0x0
[7:0] 0x0
[7:4]
[3:0] 0x0
[7:0] 0x0
[7:4]
[3:0] 0x0
[7:0] 0x0
[7:4]
[3:0] 0x0
[7:0] 0x0
R/W
[7:0] 0x0
[7:4]
R/W
[3:0] 0x0
R/W
[7:0] 0x0
R/W
[7:0] 0x0
out_vmax detected, sticky bit
out_vmax detect reset
interlace enable
fractional line extend
0: +1
1: +2
frame lock reference
0: last input pixel
1: first input pixel
frame lock selection
0: last line variable
1: fixed line length
shutdown ready - current frame has completed,
panel can now be shut down
run sequencer when 1, otherwise stop at the
end of the frame and set shutdown ready flag
(bit [1])
the fraction of lines (/256) that are extended
nominal output horizontal total [7:0]
Reserved
nominal output horizontal total [11:8]
minimum output vertical total, used to rearm for
vert_enab trigger [7:0]
Reserved
minimum output vertical total, used to rearm for
vert_enab triggers [11:8]
maximum output vertical total, prevents panel
burn with loss of vert_enab trigger [7:0]
Reserved
maximum output vertical total, prevents panel
burn with loss of vert_enab triggers [11:8]
delay of the vert_enab signal to the reset of the
horizontal and vertical counters, even and non-
interlaced modes [15:0]
Reserved
delay of the vert_enab signal to the reset of the
horizontal and vertical counters, even and non-
interlaced [19:16]
delay of the vert_enab signal to the reset of the
horizontal and vertical counters, odd frame in
interlace mode only [15:0]
53/88

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]