AT89C51RC2-3CSCM 查看數據表（PDF） - Atmel Corporation
零件编号
产品描述 (功能)
生产厂家
AT89C51RC2-3CSCM Datasheet PDF : 127 Pages
| |||
4180E–8051–10/06
AT89C51RB2/RC2
Table 67. Default Values
Mnemonic Definition
SBV Software Boot Vector
HSB Hardware security Byte
BSB Boot Status Byte
SSB Software Security Byte
Copy of the Manufacturer Code
Copy of the Device ID #1: Family Code
Copy of the Device ID #2: memories
size and type
Copy of the Device ID #3: name and
revision
Default value Description
FCh
101x 1011b
0FFh
FFh
58h
ATMEL
D7h
C51 X2, Electrically Erasable
F7h
AT89C51RB2/RC2 32KB
FBh
AT89C51RB2/RC2 16 KB
EFh
AT89C51RB2/RC2 32KB,
Revision 0
FFh
AT89C51RB2/RC2 16 KB,
Revision 0
After programming the part by ISP, the BSB must be cleared (00h) in order to allow the
application to boot at 0000h.
The content of the Software Security Byte (SSB) is described in Table 67 and Table 69.
To assure code protection from a parallel access, the HSB must also be at the required
level.
Table 68. Software Security Byte
7
6
5
4
3
2
1
0
-
-
-
-
-
-
LB1
LB0
Bit
Bit
Number Mnemonic Description
7
-
Reserved
Do not clear this bit.
6
-
Reserved
Do not clear this bit.
5
-
Reserved
Do not clear this bit.
4
-
Reserved
Do not clear this bit.
3
-
Reserved
Do not clear this bit.
2
-
Reserved
Do not clear this bit.
User Memory Lock Bits
1-0
LB1-0
see Table 69
The two lock bits provide different levels of protection for the on-chip code and data,
when programmed as shown in Table 69.
89
Share Link: 