ATMEGA64L-8MI 查看數據表（PDF） - Atmel Corporation
零件编号
产品描述 (功能)
生产厂家
ATMEGA64L-8MI
Atmel Corporation
ATMEGA64L-8MI Datasheet PDF : 363 Pages
| |||
Table 105. Boundary-scan Signals for the ADC(1) (Continued)
Signal
Name
Direction
as Seen
from the
ADC
Description
Recommended
Input when not
in Use
Output Values when
Recommended Inputs
are Used, and CPU is
not Using the ADC
SCTEST
Input
Switch-cap TEST
0
0
enable. Output from
x10 gain stage send
out to Port Pin
having ADC_4
ST
Input
Output of gain
0
0
stages will settle
faster if this signal is
high first two ACLK
periods after
AMPEN goes high.
VCCREN Input
Selects Vcc as the
0
0
ACC reference
voltage.
Note:
1. Incorrect setting of the switches in Figure 134 will make signal contention and may
damage the part. There are several input choices to the S&H circuitry on the negative
input of the output comparator in Figure 134. Make sure only one path is selected
from either one ADC pin, Bandgap reference source, or Ground.
If the ADC is not to be used during scan, the recommended input values from Table 105
should be used. The user is recommended not to use the Differential Gain stages dur-
ing scan. Switch-cap based gain stages require fast operation and accurate timing
which is difficult to obtain when used in a scan chain. Details concerning operations of
the differential gain stage is therefore not provided.
The AVR ADC is based on the analog circuitry shown in Figure 134 with a successive
approximation algorithm implemented in the digital logic. When used in Boundary-scan,
the problem is usually to ensure that an applied analog voltage is measured within some
limits. This can easily be done without running a successive approximation algorithm:
apply the lower limit on the digital DAC[9:0] lines, make sure the output from the com-
parator is low, then apply the upper limit on the digital DAC[9:0] lines, and verify the
output from the comparator to be high.
The ADC needs not be used for pure connectivity testing, since all analog inputs are
shared with a digital port pin as well.
When using the ADC, remember the following:
• The Port Pin for the ADC channel in use must be configured to be an input with pull-
up disabled to avoid signal contention.
• In Normal mode, a dummy conversion (consisting of 10 comparisons) is performed
when enabling the ADC. The user is advised to wait at least 200 ns after enabling
the ADC before controlling/observing any ADC signal, or perform a dummy
conversion before using the first result.
• The DAC values must be stable at the midpoint value 0x200 when having the HOLD
signal low (Sample mode).
268 ATmega64(L)
2490G–AVR–03/04
Share Link: 