PIC18F44K22-I/SO 查看數據表（PDF） - Microchip Technology

零件编号

产品描述 (功能)

生产厂家

PIC18F44K22-I/SO

28/40/44-Pin, Low-Power,High-Performance Microcontrollers with XLP Technology

Microchip Technology 

PIC18(L)F2X/4XK22

9.6 PIE Registers

The PIE registers contain the individual enable bits for

the peripheral interrupts. Due to the number of

peripheral interrupt sources, there are five Peripheral

Interrupt Enable registers (PIE1, PIE2, PIE3, PIE4 and

PIE5). When IPEN = 0, the PEIE/GIEL bit must be set to

enable any of these peripheral interrupts.

REGISTER 9-9: PIE1: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 1

U-0

—

bit 7

R/W-0

ADIE

R/W-0

RC1IE

R/W-0

TX1IE

R/W-0

SSP1IE

R/W-0

CCP1IE

R/W-0

TMR2IE

R/W-0

TMR1IE

bit 0

Legend:

R = Readable bit

-n = Value at POR

W = Writable bit

‘1’ = Bit is set

U = Unimplemented bit, read as ‘0’

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

Unimplemented: Read as ‘0’.

bit 6

ADIE: A/D Converter Interrupt Enable bit

1 = Enables the A/D interrupt

0 = Disables the A/D interrupt

bit 5

RC1IE: EUSART1 Receive Interrupt Enable bit

1 = Enables the EUSART1 receive interrupt

0 = Disables the EUSART1 receive interrupt

bit 4

TX1IE: EUSART1 Transmit Interrupt Enable bit

1 = Enables the EUSART1 transmit interrupt

0 = Disables the EUSART1 transmit interrupt

bit 3

SSP1IE: Master Synchronous Serial Port 1 Interrupt Enable bit

1 = Enables the MSSP1 interrupt

0 = Disables the MSSP1 interrupt

bit 2

CCP1IE: CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt

0 = Disables the CCP1 interrupt

bit 1

TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

bit 0

TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

 2010 Microchip Technology Inc.

Preliminary

DS41412A-page 123

Share Link: