PIC18LF45K22-E/SS 查看數據表（PDF） - Microchip Technology

零件编号

产品描述 (功能)

生产厂家

PIC18LF45K22-E/SS

28/40/44-Pin, Low-Power,High-Performance Microcontrollers with XLP Technology

Microchip Technology 

25.1.1 STANDARD INSTRUCTION SET

ADDLW

Syntax:

Operands:

Operation:

Status Affected:

Encoding:

Description:

Words:

Cycles:

Q Cycle Activity:

Q1

Decode

ADD literal to W

ADDLW k

0  k  255

(W) + k  W

N, OV, C, DC, Z

0000 1111 kkkk kkkk

The contents of W are added to the

8-bit literal ‘k’ and the result is placed in

W.

1

1

Q2

Read

literal ‘k’

Q3

Process

Data

Q4

Write to W

Example:

ADDLW 15h

Before Instruction

W = 10h

After Instruction

W = 25h

PIC18(L)F2X/4XK22

ADDWF

Syntax:

Operands:

Operation:

Status Affected:

Encoding:

Description:

Words:

Cycles:

ADD W to f

ADDWF f {,d {,a}}

0  f  255

d  [0,1]

a  [0,1]

(W) + (f)  dest

N, OV, C, DC, Z

0010 01da ffff ffff

Add W to register ‘f’. If ‘d’ is ‘0’, the

result is stored in W. If ‘d’ is ‘1’, the

result is stored back in register ‘f’

(default).

If ‘a’ is ‘0’, the Access Bank is selected.

If ‘a’ is ‘1’, the BSR is used to select the

GPR bank.

If ‘a’ is ‘0’ and the extended instruction

set is enabled, this instruction operates

in Indexed Literal Offset Addressing

mode whenever f 95 (5Fh). See

Section 25.2.3 “Byte-Oriented and

Bit-Oriented Instructions in Indexed

Literal Offset Mode” for details.

1

1

Q Cycle Activity:

Q1

Decode

Q2

Read

register ‘f’

Q3

Process

Data

Q4

Write to

destination

Example:

ADDWF

Before Instruction

W

=

REG =

After Instruction

17h

0C2h

W

REG

= 0D9h

= 0C2h

REG, 0, 0

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in

symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

 2010 Microchip Technology Inc.

Preliminary

DS41412A-page 375

Share Link: