ST92P141K4D0 查看數據表（PDF） - STMicroelectronics

零件编号

产品描述 (功能)

生产厂家

ST92P141K4D0

8/16-BIT MCU FOR 3-PHASE AC MOTOR CONTROL

STMicroelectronics 

ST92141 - INTERRUPTS

3.6 EXTERNAL INTERRUPTS

The standard ST9 core contains 8 external inter-

rupts sources grouped into four pairs.

Table 12. External Interrupt Channel Grouping

External Interrupt

none

INT6

none

none

none

none

none

INT0

Channel

INTD1

INTD0

INTC1

INTC0

INTB1

INTB0

INTA1

INTA0

Each source has a trigger control bit TEA0,..TED1

(R242,EITR.0,..,7 Page 0) to select triggering on

the rising or falling edge of the external pin. If the

Trigger control bit is set to “1”, the corresponding

pending bit IPA0,..,IPD1 (R243,EIPR.0,..,7 Page

0) is set on the input pin rising edge, if it is cleared,

the pending bit is set on the falling edge of the in-

put pin. Each source can be individually masked

through the corresponding control bit

IMA0,..,IMD1 (EIMR.7,..,0). See Figure 22.

The priority level of the external interrupt sources

can be programmed among the eight priority lev-

els with the control register EIPLR (R245). The pri-

ority level of each pair is software defined using

the bits PRL2, PRL1. For each pair, the even

channel (A0,B0,C0,D0) of the group has the even

priority level and the odd channel (A1,B1,C1,D1)

has the odd (lower) priority level.

Figure 21. Priority Level Examples

PL2D PL1D PL2C PL1C PL2B PL1B PL2A PL1A

1 0 0 0 1 0 0 1 EIPLR

SOURCE PRIORITY

INT.D0: 100=4

INT.D1: 101=5

SOURCE PRIORITY

INT.A0: 010=2

INT.A1: 011=3

INT.C0: 000=0

INT.C1: 001=1

INT.B0: 100=4

INT.B1: 101=5

VR000151

n

Figure 21 shows an example of priority levels.

Figure 22 gives an overview of the External inter-

rupt control bits and vectors.

– The source of the interrupt channel A0 can be

selected between the external pin INT0 (when

IA0S = “1”, the reset value) or the On-chip Timer/

Watchdog peripheral (when IA0S = “0”).

– The source of the interrupt channel D0 can be

selected between the external pin INT6 (when

INT_SEL = “0”) or the on-chip RCCU.

WARNING: When using channels shared by both

external interrupts and peripherals, special care

must be taken to configure their control registers

for both peripherals and interrupts.

Table 13. Multiplexed Interrupt Sources

Channel

INTA0

INTD0

Internal Interrupt

Source

Timer/Watchdog

RCCU

External Interrupt

Source

INT0

INT6

46/179

1

Share Link: