ST92T163R4D0 查看數據表（PDF） - STMicroelectronics

零件编号

产品描述 (功能)

生产厂家

ST92T163R4D0

8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS, 20K ROM, 2K RAM, I2C, SCI, & MFT

STMicroelectronics 

ST92163 - MULTIFUNCTION TIMER (MFT)

MULTIFUNCTION TIMER (Cont’d)

TIMER CONTROL REGISTER (TCR)

R248 - Read/Write

Register Page: 10

Reset value: 0000 0000 (00h)

7

0

CEN

CCP

0

CCMP

0

CCL

UDC

UDC

S

OF 0

CS

Bit 7 = CEN: Counter enable.

This bit is ANDed with the Global Counter Enable

bit (GCEN) in the CICR register (R230). The

GCEN bit is set after the Reset cycle.

0: Stop the counter and prescaler

1: Start the counter and prescaler (without reload).

Note: Even if CEN=0, capture and loading will

take place on a trigger event.

Bit 6 = CCP0: Clear on capture.

0: No effect

1: Clear the counter and reload the prescaler on a

REG0R or REG1R capture event

Bit 5 = CCMP0: Clear on Compare.

0: No effect

1: Clear the counter and reload the prescaler on a

CMP0R compare event

Bit 3 = UDC: Up/Down software selection.

If the direction of the counter is not fixed by hard-

ware (TxINA and/or TxINB pins, see par. 10.3) it

can be controlled by software using the UDC bit.

0: Down counting

1: Up counting

Bit 2 = UDCS: Up/Down count status.

This bit is read only and indicates the direction of

the counter.

0: Down counting

1: Up counting

Bit 1 = OF0: OVF/UNF state.

This bit is read only.

0: No overflow or underflow occurred

1: Overflow or underflow occurred during a Cap-

ture on Register 0

Bit 0 = CS Counter Status.

This bit is read only and indicates the status of the

counter.

0: Counter halted

1: Counter running

Bit 4 = CCL: Counter clear.

This bit is reset by hardware after being set by

software (this bit always returns “0” when read).

0: No effect

1: Clear the counter without generating an inter-

rupt request

126/224

Share Link: