ST7FMC1M2T3 查看數據表（PDF） - STMicroelectronics
零件编号
产品描述 (功能)
生产厂家
ST7FMC1M2T3
STMicroelectronics
ST7FMC1M2T3 Datasheet PDF : 309 Pages
| |||
ST7MC1xx/ST7MC2xx
Table 1. ST7MC Device Pin Description
Pin n°
Pin Name
Level
Port
Main
Input 1)
Output function
(after
reset)
Alternate function 2)
69 - - - -
70 - - - -
71 55 56 37 -
72 56 1 38 -
73 57 2 39 -
74 58 3 40 -
75 59 - - -
76 60 - - -
- PH6
- PH7
-
PE0/
OCMP2_B
I/O TT
I/O TT
XX
XX
I/O CT HS X X
-
PE1/
OCMP1_B
I/O CT
XX
- PE2/ICAP2_B I/O CT
- PE3/ICAP1_B/ I/O CT
-
PE4/
EXTCLK_B
I/O CT
XX
XX
XX
- PE5
I/O CT
XX
77 61 4 41 1 29 VPP/ICCSEL I
78 62 5 42 2 30 MCO0 (HS) O
HS
79 63 6 43 3 31 MCO1 (HS) O
HS
80 64 7 44 4 32 MCO2 (HS) O
HS
X X Port H6
X X Port H7
X
X
Port E0
Timer B Output Compare
2
XX
X
Port E1
Timer B Output Compare
1
X X Port E2 Timer B Input Capture 2
X X X Port E3 Timer B Input Capture 1
X
X
Port E4
Timer B External Clock
source
X X X Port E5
Must be tied low. In the program-
ming mode when available, this pin
acts as the programming voltage in-
put VPP./ ICC mode pin. See section
12.9.2 on page 269
X MTC Output Channel 0
X MTC Output Channel 1
X MTC Output Channel 2
Notes:
1. In the interrupt input column, “eiX” defines the associated external interrupt vector. If the weak pull-up
column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input,
else the configuration is floating interrupt input
2. If two alternate function outputs are enabled at the same time on a given pin (for instance, MCPWMV
and MCDEM on PD1 on LQFP32), the two signals will be ORed on the output pin.
3. MCES is a floating input. To disable this function, a pull-up resistor must be used.
4. OSC1 and OSC2 pins connect a crystal/ceramic resonator or an external source to the on-chip oscilla-
tor; see Section 1 INTRODUCTION and Section 12.5 CLOCK AND TIMING CHARACTERISTICS for
more details.
5. It is mandatory to connect all available VDD and VDDA pins to the supply voltage and all VSS and VSSA
pins to ground.
6. MCCFI can be mapped on 2 different pins on 80 ,64 and 56-pin packages. This allows:
- either to use PC1 as a standard I/O and map MCCFI on OAZ (MCCFI1) with or without using the oper-
ational amplifier (selected case after reset),
- or to map MCCFI on PC1 (MCCFI0) and use the amplifier for another function.
The mapping can be selected in MREF register of motor control cell. See section MOTOR CONTROL for
more details.
7. MCZEM is mapped on PF1 on 80, 64 and 56-pin packages and on PD2 on 44 and 32-pins.
MCDEM is mapped on PF0 on 80, 64 and 56-pin packages and on PD1 on 44 and 32-pin packages.
8. MCPWMV is mapped on PC6 on 80 and 64-pin packages and on PD1 on 44,and 32-pins packages.
MCPWMW is mapped on PC7 on 80, 64 and 44-pin packages and on PD0 on 32-pins package.
9. Once the MTC peripheral is ON (bits CKE=1 or DAC=1 in the register MCRA), the pin PC4 is configured
15/309
1
Share Link: 