Application information
TSA1204
Figure 27. DC-coupled 2 Vpp differential analog input
analog
DC
analog
DC
AC+DC
VREFP
VIN
TSA1204
VINB
VREFM
INCM
330pF 10nF 4.7μF
VREFP-VREFM = 1 V
Figure 27 shows a DC-coupled configuration with forced VREFP and INCM to the 1 V DC
analog input while VREFM is connected to ground; the differential amplitude obtained is
2 Vpp.
8.4
Clock input
The quality of your TSA1204 converter is very dependent on your clock input accuracy, in
terms of aperture jitter; the use of a low jitter crystal controlled oscillator is recommended.
Further points to consider in your implementation are:
● The duty cycle must be between 45% and 55%.
● The clock power supplies must be independent from the ADC output supplies to avoid
digital noise modulation on the output.
● When powered-on, the circuit needs several clock periods to reach its normal operating
conditions. Therefore, it is recommended to keep the circuit clocked to avoid random
states before applying the supply voltages.
8.5
Power consumption optimization
The internal architecture of the TSA1204 makes it possible to optimize power consumption
according to the sampling frequency of the application. For this purpose, an external resistor
is placed between IPOL and the analog ground pins. Therefore, the total dissipation can be
optimized over the full sampling range (0.5 Msps up to 20 Msps).
The TSA1204 combines the highest performance and the lowest consumption at 20 Msps
when Rpol is equal to 54 kΩ. This value is nevertheless dependent on the application and the
environment.
In the lower sampling frequency range, this value of resistor may be adjusted in order to
decrease the analog current without any degradation of the dynamic performance.
Table 12 gives some values to illustrate this.
18/31