STM32F215RGH7TR 查看數據表（PDF） - STMicroelectronics

零件编号

产品描述 (功能)

生产厂家

STM32F215RGH7TR

ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/128+4KB RAM, crypto, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera

STMicroelectronics 

Electrical characteristics

STM32F21xxx

Table 9. Current characteristics

Symbol

Ratings

Max.

Unit

IVDD

Total current into VDD power lines (source)(1)

120

IVSS

Total current out of VSS ground lines (sink)(1)

120

Output current sunk by any I/O and control pin

IIO

Output current source by any I/Os and control pin

25

25

mA

IINJ(PIN) (2)

Injected current on five-volt tolerant I/O(3)

Injected current on any other pin(4)

–5/+0

±5

ΣIINJ(PIN)(4) Total injected current (sum of all I/O and control pins)(5)

±25

1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power

supply, in the permitted range.

2. Negative injection disturbs the analog performance of the device. See note in Section 5.3.20: 12-bit ADC

characteristics.

3. Positive injection is not possible on these I/Os. A negative injection is induced by VIN<VSS. IINJ(PIN) must

never be exceeded. Refer to Table 8 for the values of the maximum allowed input voltage.

4. A positive injection is induced by VIN>VDD while a negative injection is induced by VIN<VSS. IINJ(PIN) must

never be exceeded. Refer to Table 8 for the values of the maximum allowed input voltage.

5. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN) is the absolute sum of the

positive and negative injected currents (instantaneous values).

Table 10. Thermal characteristics

Symbol

Ratings

TSTG

TJ

Storage temperature range

Maximum junction temperature

Value

Unit

–65 to +150

°C

125

°C

5.3

Operating conditions

5.3.1 General operating conditions

Table 11. General operating conditions

Symbol

Parameter

fHCLK

fPCLK1

fPCLK2

VDD

VDDA(1)

VBAT

Internal AHB clock frequency

Internal APB1 clock frequency

Internal APB2 clock frequency

Standard operating voltage

Analog operating voltage

(ADC limited to 1 M samples)

Analog operating voltage

(ADC limited to 2 M samples)

Backup operating voltage

Conditions

Min

0

0

0

1.8

1.8

Must be the same potential as VDD(2)

2.4

1.65

Max

120

30

60

3.6

3.6

3.6

3.6

Unit

MHz

V

V

V

62/173

Doc ID 17050 Rev 8

Share Link: