Revision history
9
Revision history
STM32F051x4 STM32F051x6 STM32F051x8
Date
05-Apr-2012
25-Apr-2012
23-Jul-2012
Table 76. Document revision history
Revision
Changes
1
Initial release
Updated Table: STM32F051xx family device features and
peripheral counts for SPI and I2C in 32-pin package.
Corrected Group 3 pin order in Table: Capacitive sensing GPIOs
2
available on STM32F051xx devices.
Updated the current consumption values in Section: Electrical
characteristics.
Updated Table: HSI14 oscillator characteristics
Features reorganized and Figure: Block diagram structure
changed.
Added LQFP32 package.
Updated Section: Cyclic redundancy check calculation unit
(CRC).
Modified the number of priority levels in Section: Nested
vectored interrupt controller (NVIC).
Added note 3. for PB2 and PB8, changed TIM2_CH_ETR into
TIM2_CH1_ETR in Table: Pin definitions and Table: Alternate
functions selected through GPIOA_AFR registers for port A.
Added Table: Alternate functions selected through GPIOB_AFR
registers for port B.
3
Updated IVDD, IVSS, and IINJ(PIN) in Table: Current
characteristics.
Updated ACCHSI in Table: HSI oscillator characteristics and
Table: HSI14 oscillator characteristics.
Updated Table: I/O current injection susceptibility.
Added BOOT0 input low and high level voltage in Table: I/O
static characteristics.
Modified number of pins in VOL and VOH description, and
changed condition for VOLFM+ in Table: Output voltage
characteristics.
Changed VDD to VDDA in Figure: Typical connection diagram
using the ADC.
Updated Ts_temp in Table: TS characteristics.
Updated Figure: I/O AC characteristics definition.
116/122
DocID022265 Rev 7