PIC16F1503-I/ST 查看數據表（PDF） - Microchip Technology

零件编号

产品描述 (功能)

生产厂家

PIC16F1503-I/ST

14-Pin Flash, 8-Bit Microcontrollers

Microchip Technology 

PIC16(L)F1503

The I2C interface supports the following modes and

features:

• Master mode

• Slave mode

• Byte NACKing (Slave mode)

• Limited Multi-master support

• 7-bit and 10-bit addressing

• Start and Stop interrupts

• Interrupt masking

• Clock stretching

• Bus collision detection

• General call address matching

• Address masking

• Address Hold and Data Hold modes

• Selectable SDAx hold times

Figure 21-2 is a block diagram of the I2C interface mod-

ule in Master mode. Figure 21-3 is a diagram of the I2C

interface module in Slave mode.

Note 1: In devices with more than one MSSP

module, it is very important to pay close

attention to SSPxCONx register names.

SSPxCON1 and SSPxCON2 registers

control different operational aspects of

the same module, while SSPxCON1 and

SSP2CON1 control the same features for

two different modules.

2: Throughout this section, generic refer-

ences to an MSSPx module in any of its

operating modes may be interpreted as

being equally applicable to MSSPx or

MSSP2. Register names, module I/O sig-

nals, and bit names may use the generic

designator ‘x’ to indicate the use of a

numeral to distinguish a particular mod-

ule when required.

FIGURE 21-2:

MSSPX BLOCK DIAGRAM (I2C™ MASTER MODE)

SDAx

SDAx in

Internal data

bus

Read

8

Write

8

SSPxBUF

8

SSPxSR

Shift clock

MSb

LSb

Rev. 10-000077A

7/30/2013

[SSPM <3:0>]

4

Baud Rate

Generator

(SSPxADD)

SCLx

Start bit, Stop bit,

Acknowledge

Generate

(SSPxCON2)

SCLx in

Bus collision

Start bit detected

Stop bit detected

Write collsion detect

Clock arbitration

State counter for end

of XMIT/RCV

Address match detect

Set/Reset: S, P, SSPxSTAT,

WCOL, SSPOV

Reset SEN, PEN (SSPxCON2)

Set SSPxIF, BCLxIF

 2011-2015 Microchip Technology Inc.

DS40001607D-page 155

Share Link: