STM8AF526x/8x/Ax STM8AF6269/8x/Ax
Electrical characteristics
Figure 37. Typical NRST pull-up resistance RPU vs VDD
60
-40°C
25°C
55
85°C
125°C
50
45
40
35
30
2.5
3
3.5
4
4.5
5
5.5
6
VDD [V]
Figure 38. Typical NRST pull-up current Ipu vs VDD
140
120
100
80
60
-40°C
25°C
40
85°C
20
125°C
0
0
1
2
3
4
5
6
VDD [V]
The reset network shown in Figure 39 protects the device against parasitic resets. The user
must ensure that the level on the NRST pin can go below VIL(NRST) max (see Table 39:
NRST pin characteristics), otherwise the reset is not taken into account internally.
For power consumption sensitive applications, the external reset capacitor value can be
reduced to limit the charge/discharge current. If NRST signal is used to reset external
circuitry, attention must be taken to the charge/discharge time of the external capacitor to
fulfill the external devices reset timing conditions. Minimum recommended capacity is 10 nF.
DocID14395 Rev 15
79/125
114