STM32F091CBY6 查看數據表（PDF） - STMicroelectronics

零件编号

产品描述 (功能)

生产厂家

STM32F091CBY6

ARM®-based 32-bit MCU, up to 256 KB Flash, CAN, 12 timers, ADC, DAC, and comm. interfaces, 2.0 - 3.6V

STMicroelectronics 

STM32F091xB STM32F091xC

Functional overview

Additionally, also the internal RC 48 MHz oscillator can be selected for system clock or PLL

input source. This oscillator can be automatically fine-trimmed by the means of the CRS

peripheral using the external synchronization.

3.7

General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as

input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the

GPIO pins are shared with digital or analog alternate functions.

The I/O configuration can be locked if needed following a specific sequence in order to

avoid spurious writing to the I/Os registers.

3.8

Direct memory access controller (DMA)

The 12-channel general-purpose DMAs (seven channels for DMA1 and five channels for

DMA2) manage memory-to-memory, peripheral-to-memory and memory-to-peripheral

transfers.

The DMAs support circular buffer management, removing the need for user code

intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software

trigger on each channel. Configuration is made by software and transfer sizes between

source and destination are independent.

DMA can be used with the main peripherals: SPIx, I2Sx, I2Cx, USARTx, all TIMx timers

(except TIM14), DAC and ADC.

3.9

3.9.1

Interrupts and events

Nested vectored interrupt controller (NVIC)

The STM32F0xx family embeds a nested vectored interrupt controller

32 maskable interrupt channels (not including the 16 interrupt lines of

Cabolretetxo®h-aMn0d)leanudp

to

4

priority levels.

• Closely coupled NVIC gives low latency interrupt processing

• Interrupt entry vector table address passed directly to the core

• Closely coupled NVIC core interface

• Allows early processing of interrupts

• Processing of late arriving higher priority interrupts

• Support for tail-chaining

• Processor state automatically saved

• Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt

latency.

DocID026284 Rev 4

17/128

27

Share Link: