ST72324BLJ2B5 查看數據表（PDF） - STMicroelectronics

零件编号

产品描述 (功能)

生产厂家

ST72324BLJ2B5

3V range 8-bit MCU with 8 to 32K Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI interface

STMicroelectronics 

ST72324Lxx

DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont’d)

OPTION BYTE 1

OPT7= PKG1 Pin package selection bit

This option bit selects the package.

Version

Selected Package

PKG1

these option bits select the resonator oscillator

current source corresponding to the frequency

range of the used resonator. Otherwise, these bits

are used to select the normal operating frequency

range.

S/J

LQFP48/LQFP44

1

OSCRANGE

Typ. Freq. Range

K

LQFP32 / SDIP32

0

2

1

0

Note: On the chip, each I/O port has 8 pads. Pads LP

1~2MHz

0

0

0

that are not bonded to external pins are in input

pull-up configuration after reset. The configuration

MP

2~4MHz

0

0

1

of these pads must be kept at reset state to avoid MS

4~8MHz

0

1

0

added current consumption.

HS

8~16MHz

0

1

1

OPT6 = RSTC RESET clock cycle selection

This option bit selects the number of CPU cycles

applied during the RESET phase and when exiting

HALT mode. For resonator oscillators, it is advised

to select 4096 due to the long crystal stabilization

time.

0: Reset phase with 4096 CPU cycles

1: Reset phase with 256 CPU cycles

OPT0 = PLL OFF PLL activation

This option bit activates the PLL which allows mul-

tiplication by two of the main input clock frequency.

The PLL is guaranteed only with an input frequen-

cy between 2 and 4MHz.

0: PLL x2 enabled

1: PLL x2 disabled

OPT5:4 = OSCTYPE[1:0] Oscillator Type

These option bits select the ST7 main clock

source type.

Clock Source

OSCTYPE

1

0

Resonator Oscillator

0

0

Reserved

0

1

Internal RC Oscillator

1

0

External Source

1

1

Caution: the PLL can be enabled only if the “OSC

RANGE” (OPT3:1) bits are configured to “MP -

2~4MHz”. Otherwise, the device functionality is

not guaranteed.

Caution: The PLL must not be used with the inter-

nal RC oscillator.

CAUTION: In Flash devices, External Clock

Source is not supported if the PLL is enabled.

OPT3:1 = OSCRANGE[2:0] Oscillator range

When the resonator oscillator type is selected,

141/154

1

Share Link: