ST72324BLJ2B5 查看數據表（PDF） - STMicroelectronics

零件编号

产品描述 (功能)

生产厂家

ST72324BLJ2B5

3V range 8-bit MCU with 8 to 32K Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI interface

STMicroelectronics 

ST72324Lxx

SERIAL PERIPHERAL INTERFACE (Cont’d)

10.4.5.4 Single Master Systems

A typical single master system may be configured,

using an MCU as the master and four MCUs as

slaves (see Figure 49).

The master device selects the individual slave de-

vices by using four pins of a parallel port to control

the four SS pins of the slave devices.

The SS pins are pulled high during reset since the

master device ports will be forced to be inputs at

that time, thus disabling the slave devices.

Note: To prevent a bus conflict on the MISO line

the master allows only one active slave device

during a transmission.

For more security, the slave device may respond

to the master with the received data byte. Then the

master will receive the previous byte back from the

slave device if all MISO and MOSI pins are con-

nected and the slave has not written to its SPIDR

register.

Other transmission security methods can use

ports for handshake lines or data bytes with com-

mand fields.

Figure 49. Single Master / Multiple Slave Configuration

SS

SCK

Slave

MCU

MOSI MISO

SS

SCK

Slave

MCU

MOSI MISO

SS

SCK

Slave

MCU

MOSI MISO

SS

SCK

Slave

MCU

MOSI MISO

MOSI MISO

SCK

Master

MCU

5V

SS

79/154

1

Share Link: