PSD814F3A-12JT 查看數據表（PDF） - STMicroelectronics
零件编号
产品描述 (功能)
生产厂家
PSD814F3A-12JT Datasheet PDF : 128 Pages
| |||
PSD8XXFX
Sector Select and SRAM Select
12 Sector Select and SRAM Select
Sector Select (FS0-FS7, CSBOOT0-CSBOOT3) and SRAM Select (RS0) are all outputs of
the DPLD. They are setup by writing equations for them in PSDabel. The following rules
apply to the equations for these signals:
1. Primary Flash memory and secondary Flash memory Sector Select signals must not
be larger than the physical sector size.
2. Any primary Flash memory sector must not be mapped in the same memory space as
another Flash memory sector.
3. A secondary Flash memory sector must not be mapped in the same memory space as
another secondary Flash memory sector.
) 4. SRAM, I/O, and Peripheral I/O spaces must not overlap.
t(s 5. A secondary Flash memory sector may overlap a primary Flash memory sector. In
c case of overlap, priority is given to the secondary Flash memory sector.
u 6. SRAM, I/O, and Peripheral I/O spaces may overlap any other memory sector. Priority is
d given to the SRAM, I/O, or Peripheral I/O.
roduct(s) - Obsolete Pro 12.1
Example
FS0 is valid when the address is in the range of 8000h to BFFFh, CSBOOT0 is valid from
8000h to 9FFFh, and RS0 is valid from 8000h to 87FFh. Any address in the range of RS0
always accesses the SRAM. Any address in the range of CSBOOT0 greater than 87FFh
(and less than 9FFFh) automatically addresses secondary Flash memory segment 0. Any
address greater than 9FFFh accesses the primary Flash memory segment 0. You can see
that half of the primary Flash memory segment 0 and one-fourth of secondary Flash
memory segment 0 cannot be accessed in this example. Also note that an equation that
defined FS1 to anywhere in the range of 8000h to BFFFh would not be valid.
Figure 8 shows the priority levels for all memory components. Any component on a higher
level can overlap and has priority over any component on a lower level. Components on the
same level must not overlap. Level one has the highest priority and level 3 has the lowest.
Obsolete P 12.2
Memory select configuration for MCUs with separate
program and data spaces
The 8031 and compatible family of MCUs, which includes the 80C51, 80C151, 80C251, and
80C51XA, have separate address spaces for program memory (selected using Program
Select Enable (PSEN, CNTL2)) and data memory (selected using Read Strobe (RD,
CNTL1)). Any of the memories within the PSD can reside in either space or both spaces.
This is controlled through manipulation of the VM register that resides in the CSIOP space.
The VM register is set using PSDsoft Express to have an initial value. It can subsequently
be changed by the MCU so that memory mapping can be changed on-the-fly.
For example, you may wish to have SRAM and primary Flash memory in the data space at
Boot-up, and secondary Flash memory in the program space at Boot-up, and later swap the
primary and secondary Flash memories. This is easily done with the VM register by using
Doc ID 7833 Rev 7
43/128
Share Link: 