Chip Select Change Wait
States
Additional constraints are applicable to the AT91R40807, the AT91M40807 and the
AT91 40800. The behavior of the EBI is correct when NWAIT is asserted during an
external memory access:
• When NWAIT is asserted before the first rising edge of MCKI
• When NWAIT is de-asserted and at least one standard wait state remains to be
executed
These constraints are not applicable to the AT91R40008.
A chip select wait state is automatically inserted when consecutive accesses are made
to two different external memories (if no wait states have already been inserted). If any
wait states have already been inserted, (e.g., data float wait) then none are added.
Figure 21. Chip Select Wait
Mem 1
MCK
Chip Select Wait
Mem 2
NCS1
NCS2
NRD (1)
(2)
NWE
Notes: 1. Early Read Protocol
2. Standard Read Protocol
32 AT91X40 Series
1354D–ATARM–08/02