STLC5464 查看數據表（PDF） - STMicroelectronics
零件编号
产品描述 (功能)
生产厂家
STLC5464 Datasheet PDF : 83 Pages
| |||
STLC5464
VII - MICROPROCESSOR TIMING (continued)
VII.2 - 80C188 MOD0=1, MOD1=1, MOD2=0
Figure 37 : 80C188 Read Cycle
NCS0/1
t1
READY
NAS/ALE
t3
t4
NDS/NRD
AD0/7
t12
t5
t6
A0/7
R/W / NWR
Symbol
t1
t2
t3
t4
t5
t6
t7
t8
t12
Parameter
Delay Ready / Chip Select (if t3 > t1), (30pF)
Hold Time Chip Select / NRD
Delay Ready / ALE (if t1 > t3), (30pF)
Width ALE
Set-up Time Address / ALE
Hold Time Address / ALE
Data Valid before Ready
Data Valid after NRD (30pF)
Delay NDS / NCS
t2
t7
t8
D0/7
Min.
0
10
0
20
5
5
0
0
0
Typ.
Max.
20
20
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
48/83
Share Link: 