PIC16C925T-T/CL View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

PIC16C925T-T/CL

64/68-Pin CMOS Microcontrollers with LCD Driver

Microchip Technology 

7.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a

postscaler. It can be used as the PWM time-base for

the PWM mode of the CCP module. It can also be used

as a time-base for the Master mode SPI clock. The

TMR2 register is readable and writable, and is cleared

on any device RESET.

The input clock (FOSC/4) has a prescale option of 1:1,

1:4, or 1:16 (selected by control bits

T2CKPS1:T2CKPS0 (T2CON<1:0>)).

The Timer2 module has an 8-bit period register, PR2.

TMR2 increments from 00h until it matches PR2 and

then resets to 00h on the next increment cycle. PR2 is

a readable and writable register. The PR2 register is

set during RESET.

The match output of TMR2 goes through a 4-bit

postscaler (which gives a 1:1 to 1:16 scaling inclusive)

to generate a TMR2 interrupt (latched in flag bit

TMR2IF, (PIR1<1>)).

Timer2 can be shut-off by clearing control bit TMR2ON

(T2CON<2>) to minimize power consumption.

Figure 7-1 shows the Timer2 control register.

PIC16C925/926

7.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared

when any of the following occurs:

• a write to the TMR2 register

• a write to the T2CON register

• any device RESET (Power-on Reset, MCLR

Reset, or Watchdog Timer Reset)

TMR2 will not clear when T2CON is written.

7.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the

Synchronous Serial Port module, which optionally uses

it to generate the shift clock.

FIGURE 7-1:

TIMER2 BLOCK DIAGRAM

TMR2

Output(1)

Sets Flag

bit TMR2IF

FOSC/4

Prescaler

1:1, 1:4, 1:16

2

TMR2 reg RESET

Comparator

Postscaler

EQ 1:16 to 1:1

PR2 reg

4

Note 1: TMR2 register output can be software selected by the

SSP Module as the source clock.

 2001 Microchip Technology Inc.

Preliminary

DS39544A-page 51

Share Link: