PIC16C925T-T/CL View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

PIC16C925T-T/CL

64/68-Pin CMOS Microcontrollers with LCD Driver

Microchip Technology 

PIC16C925/926

8.0 CAPTURE/COMPARE/PWM

(CCP) MODULE

The CCP (Capture/Compare/PWM) module contains a

16-bit register which can operate as a 16-bit capture

register, as a 16-bit compare register, or as a PWM

master/slave duty cycle register. Table 8-1 shows the

timer resources used by the CCP module.

The Capture/Compare/PWM Register1 (CCPR1) is

comprised of two 8-bit registers: CCPR1L (low byte)

and CCPR1H (high byte). The CCP1CON register con-

trols the operation of CCP1. All three are readable and

writable.

Register 8-1 shows the CCP1CON register.

For use of the CCP module, refer to the Embedded

Control Handbook, “Using the CCP Modules” (AN594).

TABLE 8-1: CCP MODE - TIMER

RESOURCE

CCP Mode

Capture

Compare

PWM

Timer Resource

Timer1

Timer1

Timer2

REGISTER 8-1:

CCP1CON REGISTER (ADDRESS 17h)

U-0

—

bit 7

U-0

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

—

CCP1X CCP1Y CCP1M3 CCP1M2 CCP1M1 CCP1M0

bit 0

bit 7-6

bit 5-4

bit 3-0

Unimplemented: Read as '0'

CCP1X:CCP1Y: PWM Least Significant bits

Capture mode:

Unused

Compare mode:

Unused

PWM mode:

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.

CCP1M3:CCP1M0: CCP1 Mode Select bits

0000 = Capture/Compare/PWM disabled (resets CCP1 module)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (bit CCP1IF is set)

1001 = Compare mode, clear output on match (bit CCP1IF is set)

1010 = Compare mode, generate software interrupt-on-match (bit CCP1IF is set, CCP1 pin is

unaffected)

1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP1 resets TMR1)

11xx = PWM mode

Legend:

R = Readable bit

- n = Value at POR

W = Writable bit

’1’ = Bit is set

U = Unimplemented bit, read as ‘0’

’0’ = Bit is cleared x = Bit is unknown

 2001 Microchip Technology Inc.

Preliminary

DS39544A-page 53

Share Link: