ST72652 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
ST72652 Datasheet PDF : 166 Pages
| |||
ST7265x
13.5 CLOCK AND TIMING CHARACTERISTICS
Subject to general operating conditions for VDD, fOSC, and TA.
13.5.1 General Timings
Symbol
Parameter
Conditions
tc(INST)
tv(IT)
Instruction cycle time
Interrupt reaction time 2)
tv(IT) = ∆tc(INST) + 10
fCPU=8MHz
fCPU=8MHz
13.5.2 External Clock Source
Symbol
VOSC1H
VOSC1L
tw(OSC1H)
tw(OSC1L)
tr(OSC1)
tf(OSC1)
IL
Parameter
OSC1 input pin high level voltage
OSC1 input pin low level voltage
OSC1 high or low time 3)
OSC1 rise or fall time 3)
OSCx Input leakage current
Conditions
VSS≤VIN≤VDD
Figure 77. Typical Application with an External Clock Source
Min
Typ 1)
Max
2
4
12
250
500
1500
10
22
1.25
2.75
Unit
tCPU
ns
tCPU
µs
Min
Typ
0.7xVDD
VSS
15
Max
VDD
0.3xVDD
Unit
V
ns
15
±1
µA
VOSC1H
VOSC1L
90%
10%
tr(OSC1)
tf(OSC1)
tw(OSC1H)
tw(OSC1L)
EXTERNAL
CLOCK SOURCE
OSC2
OSC1
Not connected internally
fOSC
IL
ST72XXX
Notes:
1. Data based on typical application software. Not tested in production.
2. Time measured between interrupt event and interrupt vector fetch. ∆tc(INST) is the number of tCPU cycles needed to finish
the current instruction execution.
3. Data based on design simulation and/or technology characteristics, not tested in production.
135/166
Share Link: 